Tewari, Saurabh2024-12-102024-01-01http://ir.iitd.ac.in/handle/123456789/5413enEnergy efficient N N inferencing | Architectural parameters | Off-chip memory accesses | Optimization problem | Future research directionsOptimizing neural networks performance on parallel architecturesThesis