Cmos scaling considerations in sub 10-nm node multiple-gate fets

Dixit, AbhisekBansal, Anil Kumar2019-02-132024-10-292019http://10.17.50.146:4000/handle/123456789/339410-nm technology nodeCmos scaling considerations in sub 10-nm node multiple-gate fetsThesis