


MODELING AND SIMULATION OF SELF-HEATING EFFECTS IN SUB-14NM CMOS DEVICES

ISHITA JAIN



**DEPARTMENT OF ELECTRICAL ENGINEERING
INDIAN INSTITUTE OF TECHNOLOGY DELHI**

MARCH 2019

© Indian Institute of Technology Delhi (IITD), New Delhi, 2019

MODELING AND SIMULATION OF SELF-HEATING EFFECTS IN SUB-14NM CMOS DEVICES

by

ISHITA JAIN

DEPARTMENT OF ELECTRICAL ENGINEERING

Submitted

in fulfilment of the requirements of the degree of Doctor of Philosophy

to the



INDIAN INSTITUTE OF TECHNOLOGY DELHI

MARCH 2019

Certificate

This is to certify that the thesis entitled "*Modeling and simulation of self-heating effects in advanced silicon multiple-gate field-effect transistors*", being submitted by **Ishita Jain** to the Indian Institute of Technology Delhi, is worthy of consideration for the award of the degree of **Doctor of Philosophy** and is a record of the original bonafide research work carried out by him under my guidance and supervision. The results contained in the thesis have not been submitted in part or full, to any other University or Institute for the award of any degree or diploma.

I certify that she has pursued the prescribed course of research.

Dr. Abhisek Dixit

Associate Professor,

Department of Electrical Engineering

Indian Institute of Technology Delhi

Hauz Khas, New Delhi – 110016

Declaration of Authorship

I, Ishita Jain, declare that this thesis entitled ”*Modeling and Simulation of Self-Heating Effects in Advanced Silicon Multiple-Gate Field-Effect Transistors*” and the work presented in it is my own. I confirm that

- This degree has been done completely while in candidature for a research degree in this University.
- If any part of this thesis has perviously been submitted for a degree or any other qualification in this University or any other institution, this has been clearly stated.
- Whatever the published work of others have consulted, I have mentioned it clearly.
- The quotation of other’s work has been referenced. With the exception of those quotes, this thesis is entirely my own work.
- I have acknowledged all the main sources of help.
- This thesis is based on work done by myself and with other’s support as well, which I have mentioned it clearly.

Signed:

Date:

Acknowledgments

"The journey is what brings us happiness not the destination: Dan Millman". The Ph.D. journey for me will always remain a cherish experience for a lifetime.

Without the support of these people, this thesis would not have been possible. Firstly, I express my deepest gratitude to my supervisor Prof. Abhisek Dixit for the continuous support through my PhD studies. His motivation and immense knowledge always enhanced my research abilities throughout the course of learning. His guidance helped me in all the time of research and the writing of this thesis.

Besides my advisor, I would like to thank the committee members Prof. Bhaskar Mitra, Prof. Manan Suri and Prof. Smuriti Sarangi for their useful inputs. A special thanks to Prof. Mamidala Jagadesh Kumar for free ranging discussions on various topics.

I would like to thank the Department of Science and Technology, Govt. of India, for the instrumentation setup for the Device and Wafer Level Characterization Laboratory (DWLCL), through Science and Engineering Research Board (SERB), under grant SB/S3/EECE/037/2014 and through TSG, under grant DST/TSG/AMT/2015/339 (General).

I would also like to thank our industry collaborator Terence Hook in IBM Research Group from Albany, USA, for his valuable and expert comments.

I thank the past and the present graduate students of VDTT, VLSI, and laboratories of the department of electrical engineering; Anil, Ramendra, Anshul, Charu, Kritika, Chandan, Manoj, Shivendra and Pritam. I would like to acknowledge Anil and Ramendra for their technical inputs during the measurement of chips. I would like to acknowledge Anil, Ramendra and Anshul for their help during the characterization and simulation of these devices. I am thankful to them for long technical discussions which made me learn the subject comprehensively.

Apart part from my colleagues, I am thankful to my seniors Dr. Gajendranath Chowdhary, and Dr. Hitesh Shirmali who motivated me for the focused research by sharing their research-experiences.

I want to thank my M. Tech. friends, Arpit, Arathy, Neelima, Shruti, Kranthi, Surya, Ravi for motivating me to opt for higher studies.

To Siddharth, Ketan, Amit for their concerns, encouragement, and unconditional support. I am thankful to God for those moments with them and hope to have their presence for always and always in my life. *"Hope is a good thing, maybe the best of things, and no good thing ever dies.....The Shawshank Redemption"*.

Last, but not the least, I express my deep heartfelt gratitude to my Acharya guruvar 108 Shree Vidyasagarji maharaj ji and my respected parents, Smt.Meenal Jain and Shri.Sanjay Jain for their blessings and supporting me spiritually throughout writing this thesis. Special thanks to my sisters Shuchita and Deeksha for their support and understanding.

I tried to express my gratitude, however, *The most important things are the hardest to say, because words diminish them: Stephen King"*.

Abstract

Multiple-gate transistors (MuGFETs) are perceived as the feasible solution to extreme downscaling of CMOS technology in comparison to planar bulk and other contemporary CMOS technologies. Compared to a planar MOSFET, MuGFETs can achieve better electrostatic control and higher drive capability for a given layout area at a given power consumption. As we go beyond 14nm technology node, several challenges such as lithography, variability, electro-migration margins, parasitics, and electrostatic discharge (ESD) come in picture for ultra-large integration of these devices. These devices also suffer from self-heating effects (SHE) due to low thermal conductivity of materials, high conduction current densities, and the physical confinement of device geometries.

In this thesis, a series resistance based issue for stacked-nanowire FETs has been discussed. This thesis also presents 3-D device simulations to analyze thermal effects in FinFETs and stacked-nanowire FETs. Based on empirically extracted equations, a new model for the thermal resistance estimation is proposed, which takes into account the aggregate impact of various device parameters such as number of fins, number of gate fingers, number and dimensions of stacked nanowires. The results show that the model may be useful for estimation of thermal resistance in FinFETs and nanowire FETs with large layouts.

Heating effects are undesirable for CMOS integrated circuits due to change in electrical behaviour of devices with temperature. MOSFET channel mobility degrades as local temperature increases, which leads to slowing down in switching circuits. Such a rise in temperature can be due to SHE or even from other neighbouring devices, such as resistors or other MOSFETs. In order for the generated heat to flow out to the contact pads, it has to pass through length and width of various materials and interfaces. Only an accurate determination of all the thermal resistivities can make calculation of contact thermal resistance. Thermal resistivity of a given layer of material differs more and more from its bulk value as the layer is thinned down. Due to continuous front and back-end technology scaling, estimation of thermal resistivities

of thin material layers and their interfaces has become even more challenging. In a switching circuit involving MOSFETs, heat is continuously generated and dissipated, thus giving rise to a thermal capacitance related to heat transfer inertia of the device under test (DUT). Like the thermal resistance (R_{th}), thermal capacitance (C_{th}) is also layout and process technology dependent. Together R_{th} and C_{th} determine a thermal time constant (τ_{th}) of the DUT. If the switching frequency falls in the range of τ_{th} , undesired heating effects will be present. Thus in order to ascertain operability of a DUT in sub-14nm CMOS technology, accurate layout and process dependent models of R_{th} and C_{th} are critically required.

Goal of this work is to enable accurate simulation of thermal effects for circuit designers so that layouts can be optimized. This requires inclusion of thermal effects in process design kit (PDK) through SPICE based compact models. However, electro thermal measurements required for model parameter extraction is a complex task. Lack of sufficient number of specific test structures is a limitation for sub-14nm advanced technology nodes. This problem could be solved by the use of TCAD, which requires limited calibration of TCAD models to measurement data and then use of TCAD to simulate both SHE and heat dissipation for various layouts and processes.

सार

आज कल प्लानर बल्क सिमोस की तुलना में मल्टीप्ल-गेट ट्रांसिस्टर्स एक नया विकल्प बनता जा रहा है जैसे- जैसे सिमोस स्केलिंग बढ़ती जा रही है। प्लानर मॉस्फेट्स की तुलना में, किसी दिए हुए लेआउट के एरिये के लिए एवं कांस्टेंट पावर सेवन के लिए मॉस्फेट्स का इलेक्ट्रोस्टैटिक कंट्रोल अधिक अच्छा है। १४ नैनोमीटर के आगे, बहुत-सी चुनौतियां सामने आने लगती हैं जैसे - लिथोग्राफी, वरिएबिलिटी, इलेक्ट्रोस्टैटिक डिस्चार्ज, एलेक्ट्रोमीग्रेशन मार्जिन्स, परसिटिक्स आदि- आदि। इन उपकरण में सेल्फ-हीटिंग इफेक्ट भी हुआ करता है जिसका कारन कम ऊष्मीय चालकता वाले मैटेरियल्स का प्रयोग, ज्यादा चालन वर्तमान घनत्व, उपकरण क्षेत्र का कम होना।

इस थीसिस में सबसे पहले सीरीज रेजिस्टेंस पर आधारित एक प्रॉब्लम पर प्रकाश डाला गया है। इस थीसिस में 3-डी सिम्युलेशन्स का प्रयोग करके फिनफिट्स और नैनोवायर फेट्स पर विश्लेषण किया गया है। एम्पिरिकल एक्सट्रेक्टेड एक्वेशन्स के आधार पर, एक नया मॉडल थर्मल रेजिस्टेंस के अनुमान के लिए दिया जा रहा है, जिसमें विभिन्न उपकरण के पैरामीटर्स जैसे - फिन्स की संख्या, फिंगर्स की संख्या, नैनोवायर की संख्या एवं उसका व्यास आदि का प्रभाव कैसे होता है और क्यों होता है, इस पर ध्यान व प्रकाश डाला गया है। इसके परिणाम के फलस्वरूप, ये मॉडल बड़े- बड़े लेआउट्स के थर्मल रेजिस्टेंस के अनुमान के लिए काफी उपयोगी सिद्ध होता प्रतीत होता है।

सिमोस उपकरण में हीटिंग इफेक्ट्स के कारन इलेक्ट्रिकल इफेक्ट्स पर अवांछनीय परिणाम सामने आते हैं। इलेक्ट्रिकल बिहेवियर तापमान के बढ़ने से बदल जाता जाता है जिससे उस उपकरण का सही उपयोग संभव नहीं हो पाता। मॉस्फेट की चैनल मोबिलिटी कम हो जाने से, सर्किट्स की गति धीमी पड़ जाती है। ये तापमान बढ़ने का कारन सेल्फ-हीटिंग इफेक्ट या दूसरे अन्य आस-पास के उपकरण होते हैं, जिनके कारन हीट बाहर निकल नहीं पाती। इसलिए, हीट को संतुलित तरीके से बाहर निकलने के लिए बहुत से मैटेरियल्स और उनके इंटरफेसेस के बीच होकर गुज़ारना पड़ता है। जो सीधे कॉन्टेक्ट्स पैड्स के माध्यम से बाहर निकलती है। एक स्विचन सर्किट में हीट निरंतर उत्पन्न और नष्ट होती रहती है, जिससे थर्मल कपसिटेंस की उत्पत्ति होती है।

Contents

List of Figures	xiii
List of Tables	xvii
List of Abbreviations	xix
1 Introduction to multiple-gate field effect transistors	1
1.1 Introduction	2
1.2 CMOS transistor scaling and its challenges	2
1.2.1 Channel and gate engineering	3
1.2.2 Source and drain contact engineering	9
1.2.3 FEOL integration challenges in non-planar FinFET and subsequent technologies	9
1.2.4 BEOL integration challenges for interconnect scaling	14
1.3 Challenges towards CMOS advanced processing	16
1.4 Thermal implications in advanced CMOS devices	18
1.4.1 Heat generation in nanoscale devices	18
1.4.2 Impact of self-heating on nanoscale devices	18
1.4.3 Self-heating characterization techniques	20
1.5 Thesis organization	22
2 Calibration of TCAD models with measurement results	33
2.1 Introduction	34
2.2 Measurement setup and device fabrication	36
2.3 Calibration of TCAD models	37
2.4 Calibration methodology	40

2.4.1	Long-channel CV calibration	40
2.4.2	Long-channel IV calibration	41
2.4.3	Short-channel IV calibration at low and high drain bias	41
2.5	Summary	42
3	Impact of series resistance in stacked-nanowire FETs	51
3.1	Introduction	52
3.2	Device structures and design	53
3.3	Results and discussions	54
3.3.1	Problem Definition	54
3.3.2	The Proposed Solution	57
3.4	Conclusion	58
4	Comparison of heat outflow in dense sub-14nm contemporary FinFETs and nanowire FETs	63
4.1	Introduction	64
4.2	Device structures and design	64
4.3	Heat flow in multi-fin structures	66
4.3.1	Thermal-only simulations	66
4.4	Results and discussions	68
4.5	Summary	68
5	Modeling of effective thermal resistance in sub-14nm stacked-nanowire and fin-FETs	75
5.1	Introduction	76
5.2	TCAD setup and calibration	77
5.2.1	A. Electrical DC-IV calibration	78
5.2.2	B. Thermal calibration	79
5.3	Thermal resistance of NWFETs and FinFETs	83
5.4	Summary	93
6	Conclusions and future scope	103
6.1	Summary	103
6.2	Future scope	104

A	TCAD templates for device generation and simulations	109
A.1	Sentaurus Structure Editor code for bulk FinFETs	109
A.2	Sentaurus Device code for bulk FinFETs	119
A.3	Sentaurus Structure Editor code for FinFETs and stacked NWFETs	123
A.4	Sentaurus Device code for thermal only simulations	136
A.5	Sentaurus parameter file section specified thermal conductivities	138
A.6	Sentaurus Device code for electro-thermal simulations	140

List of Figures

1.1	Moore's law: Transistor count has increased by 2X and feature size has decreased by 0.7X every two years [7].	4
1.2	Front-end-of-line roadmap depicting two decades of key innovations [3].	4
1.3	Gate length scaling (a) Long channel transistor (b) short channel transistor with source/drain extension implants (c) short channel transistor depicting gate control with shallow implants [3].	5
1.4	Comparison of devices built on (a) Bulk silicon (b) partially depleted SOI (PDSOI) and (c) fully depleted SOI (FDSOI) wafers. This shows leakage reduction from bulk wafers to fully depleted SOI wafers [3].	6
1.5	Comparison of (a) single gate planar structure (b) double and (c) triple gate devices; L_g , H_{si} and W_{si} correspond to gate length, fin height and fin width respectively [3].	7
1.6	Alternate device architectures for current and future technologies; (a) FinFET , (b) Nanowire FET and (c) Vertical FET [3].	7
1.7	Parasitic resistance components in a planar architecture [7].	10
1.8	Parasitic capacitance components in a planar architecture [7].	10
1.9	Fabrication flow for FinFETs	11
1.10	(a) and (b) layout style for older technology node and the current non-planar technology node respectively [3].	13
1.11	SAC contact formation with replacement-metal-gate (RMG) flow [3].	13
1.12	Stacked-nanowire process flow including RMG module. Reprinted with permission from [3].	15
1.13	Lithography evolution.	17

1.14	Schematic illustration of thermal conduction paths in a planar dielectric isolated device. The red arrows indicate conduction through the dielectric isolation (STI, BOX).	19
2.1	Measurement setup comprises (a) Cascade microtech probe station and (b) Parameter analyzer B1500A for the characterization of wafers.	35
2.2	Key process steps used in fabrication of bulk FinFET.	37
2.3	(a) 3-D view of bulk FinFET structure (b) cross-section along the channel region and (c) across the fin region respectively.	40
2.4	Calibration methodology.	41
2.5	Long-channel CV calibration for (a) NFET and (b) PFET using hydrodynamic model. Cal _{ref} represents experimental data.	43
2.6	(a)Id-V _{gs} calibration for (a) NFET and (b) PFET at low drain bias using hydrodynamic model. Cal _{ref} represents experimental data (V _{ds} =0.05V).	44
2.7	(a)gm-V _{gs} calibration for (a) NFET and (b) PFET at low drain bias using hydrodynamic model. Cal _{ref} represents experimental data (V _{ds} =0.05V).	45
2.8	Id-V _{gs} calibration (linear scale) for (a) NFET and (b) PFET at high drain bias using hydrodynamic model. Cal _{ref} represents experimental data (V _{ds} =0.7V).	46
2.9	Id-V _{gs} calibration (log scale) for (a) NFET and (b) PFET at high drain bias using hydrodynamic model. Cal _{ref} represents experimental data (V _{ds} =0.7V).	47
3.1	(a) 3-D view of n-channel stacked-nanowire transistors. (b) Cross-sectional views along the current flow direction respectively.	53
3.2	Calibration of TCAD models with reference device (L _g = 18nm).	54
3.3	TCAD calibration of linear gm-V _{gs} curve to 14-nm bulk FinFET reference (L _g = 18nm).	55
3.4	Cross section similar to the one shown in Fig. 1 for a single nanowire device. The drain current is collected along lines AB and BC.	55
3.5	Normalized series resistance as a function of V _{dist} for different HDD concentration. The series resistance is normalized to the series resistance Rodlin = 606.7 $\Omega\text{-}\mu\text{m}$ for NFET and Rodlin = 387 $\Omega\text{-}\mu\text{m}$ for PFET,both are simulated for NSD = 1e19 cm ⁻³ , DNW = 7 nm and V _{dist} = 36 nm.	56

3.6	Normalized drain current as a function of V_{dist} for different HDD concentration. The drain current is normalized to the drain current $I_{odlin} = 82.4 \mu A/\mu m$ for NFET and $I_{odlin} = 128.9 \mu A/\mu m$ for PFET, both are simulated for $NSD = 1e19 \text{ cm}^{-3}$, $DNW = 7 \text{ nm}$ and $V_{dist} = 36 \text{ nm}$	57
3.7	Cross section similar to the one shown in Fig. 1 showing F_{ac} and $T_{silicide}$. . .	58
3.8	Current ratio for (a) NMOS (b) PMOS NWFET (ratio of top to bottom nanowire I_{odlin}) vs F_{ac} for different nanowire diameters. Target line shows approximately same currents flowing through top and bottom nanowire. Dotted lines show least square fits.	59
3.9	DIBL vs I_{eff} of NWFET for different nanowire diameters.	60
4.1	Comparison of n-channel multi gate transistors. (a) Crosssectional view of the SOI-FinFET, Bulk-FinFET, iFinFET, and NWFET across the fin channel region. (b) Cross-sectional views along the current flow direction respectively.	65
4.2	Comparison of I_d - V_{gs} curves for all devices.	66
4.3	(a) Three-dimensional view of the 3x3 SOI FinFET device and layout and (b) its cross-section along the current flow direction, showing BEOL part.	69
4.4	Power source applied for thermal power generation in multi-finger multi-fin devices.	70
4.5	(a) Lattice temperature distribution of bulk FinFET across metal layers and active Si region along the current flow direction at a given constant power source of $7.2e-4W$ for (ii) 3x3 SOI FinFET (iii) 3x3 BULK FinFET , and (b) (iv) 3x3 iFinFET (v) 3x3 NWFET.. . . .	70
4.6	Lattice temperature change (ΔT) as a function of input power source (P). . . .	71
5.1	N-channel MuGFETs: (a) fin and (b) channel crosssections of the simulated device structures.	77
5.2	I_d - V_{gs} comparison (linear and saturation mode of operation) of TCAD simulations with measured data for 14-nm SOI FinFET, (b) 10-nm bulk FinFET. Device design parameters can be referred from Table 5.1.	80
5.3	Layout of the measured structures for 14-nm SOI and 10-nm bulk FinFETs having 24 fins.	82

5.4	Cross-section showing (a) FEOL along with power source location and MOL nitride and (b) BEOL layer stack showing thermal conductivity values in W/K-cm	83
5.5	Layout used for electro-thermal simulation.	84
5.6	Id-Vds and gds-Vds comparison of TCAD simulations with measured data for n-channel 14-nm SOI and 10-nm bulk FinFETs.	84
5.7	(a) Lattice temperature distribution in the n-channel 3-D stacked nanowire FET device having Nfinger= 3, Nfin= 4 with full BEOL definition. (b) Temperature distribution along the channel up to five metal layer interconnects showing the impact of thermal boundary conditions. (c) Layout of the simulated structure. (d) Temperature distribution across the fins. Temperature along the (e) channel direction (AA), (f) fin height direction (BB) and (g) fin width direction (CC). .	87
5.8	Heat flux distributions to bulk and BEOL via fin, SiO ₂ , and S/D contacts for SOI FinFET, stacked-NWFET and bulk FinFET	88
5.9	Single gate finger SOI FinFETs with different Nfin and varying Vds in steps of 0.1V from 0-1V and Vgs = (Vt + Vod): (a) Tmax vs power (b) Tmax vs power normalized to effective width.	88
5.10	Rth variation as a function of number of fins in NWFETs and FinFETs Nfinger =1 in each case at bias Vds = 1V and Vgs = (Vt + Vod).	90
5.11	Rth variation as a function of number of fingers in NWFETs and FinFETs Nfin =3 for all the devices in each case at bias Vds = 1V and Vgs = (Vt + Vod). . . .	91
5.12	Rth variation as a function of (a) nanowire dimension (HNW) and (b) the number of nanowires (#NW) for nanowire FET having finger Nfinger = 1 in each case at bias Vds = 1V and Vgs = (Vt + Vod).	92
5.13	Temperature distribution in NWFETs having Nfinger = 1, Nfin = 3 with different nanowire diameter and stack-size. (a) #NW = 2, HNW = 8 nm, (b) #NW = 3, HNW = 8 nm, and (c) #NW = 3, HNW = 10 nm	93
5.14	Impact of fin height (Hfin) on Rth for bulk and SOI FinFETs with Nfinger =1, Nfin = 3 in each case at Vds = 1V and Vgs = (Vt + Vod).	94
5.15	Temperature distribution in SOI and bulk FinFET devices with Nfinger = 1, Nfin = 3 with different fin heights. (a) SOI FinFET (Hfin = 18nm), (b) SOI FinFET (Hfin = 30nm), (c) bulk FinFET (Hfin = 18nm) and (d) bulk FinFET (Hfin = 30nm).	95

List of Tables

1.1	Thermal conductivities of materials used in semiconductor devices.	19
2.1	Device design parameters.	36
2.2	Device model parameters calibrated for 14-nm bulk technology.	42
4.1	Device design parameters.	66
4.2	Thermal conductivities taken from [9].	67
5.1	Device design parameter values	79
5.2	Calibrated device model parameters.	83
5.3	Device model fitting parameters.	89

List of Symbols

$\#NW$	Number of nanowires in the stack
D_{fin}	Fin width
D_{NW}	Nanowire diameter
H_{fin}	Fin height
N_{finger}	Number of gate fingers
N_{fin}	Number of fins
R_{th}	Effective thermal resistance

List of Abbreviations

BEOL	Back End Of Line
CMOS	Complementary Metal Oxide Semiconductor
FEOL	Front End Of Line
MOL	Mid Of Line
MOSFET	Metal Oxide Semiconductor Field Effect Transistor
NWFET	Nanowire Field Effect Transistor
PPA	Power Performance Area
SDE	Sentaurus Structure Editor
SHE	Self Heating Effect
SOI	Silicon On Insulator
TCAD	Technology Computer Aided Design