


**CIRCULATING CURRENT AND
LINE CURRENT RIPPLE REDUCTION
FOR PARALLEL INTERLEAVED TWO-LEVEL VSIs**

KAPIL SHUKLA



**DEPARTMENT OF ELECTRICAL ENGINEERING
INDIAN INSTITUTE OF TECHNOLOGY DELHI
JULY 2019**

© Indian Institute of Technology Delhi (IITD), New Delhi, 2019

**CIRCULATING CURRENT AND
LINE CURRENT RIPPLE REDUCTION
FOR PARALLEL INTERLEAVED TWO-LEVEL VSIs**


by

**KAPIL SHUKLA
Department of Electrical Engineering**

Submitted

in fulfillment of the requirements of the degree of Doctor of Philosophy

to the



INDIAN INSTITUTE OF TECHNOLOGY DELHI

JULY 2019

CERTIFICATE

It is certified that the thesis entitled “**Circulating Current and Line Current Ripple Reduction for Parallel Interleaved Two-Level VSIs,**” being submitted by **Mr. Kapil Shukla** for award of the degree of **Doctor of Philosophy** in the Department of Electrical Engineering, Indian Institute of Technology Delhi, is a record of the student work carried out by him under my supervision and guidance. The matter embodied in this thesis has not been submitted for award of any other degree or diploma.

Dated:

(Dr. Ramkrishan Maheshwari)
Department of Electrical Engineering
Indian Institute of Technology Delhi
Hauz Khas, New Delhi-110016, India

ACKNOWLEDGEMENTS

I wish to express my deepest gratitude and indebtedness to **Dr. Ramkrishan Maheshwari** for providing me guidance and constant supervision to carry out the Ph.D. work. Working under him has been a wonderful experience, which has provided a deep insight to the world of research. Determination, dedication, innovativeness, resourcefulness and discipline of **Dr. Ramkrishan Maheshwari** have been the inspiration for me to complete this work. His consistent encouragement, continuous monitoring and commitments to excellence have always motivated me to improve my work and use the best of my capabilities. Due to his blessing I have earned various experiences other than research which will help me throughout my life.

My sincere thanks and deep gratitude are to **Prof. M. Veerachary, Dr. A. Das, and Dr. A. Verma**, all SRC members for their valuable guidance and consistent support during my research work.

I wish to convey my sincere thanks to **Dr. A. Das, Dr. A. K. Jain, and Prof. M. Veerachary** for their valuable inputs during my course work which made the foundation for my research work. I am grateful to IIT Delhi for providing me the research facilities. I would wish to express my sincere gratitude to **Late Prof. K. R. Rajagopal**. Thanks are due to Sh. Dhanraj Singh and Sh. Suresh Kumar of UG Machines and Drives Lab, IIT Delhi for providing me the facilities and assistance during this work.

I would like to thank my seniors, Dr. Himanshu Misra and Mr. Prasun Mishra to motivate me in the starting of my research work. I would also like to thank Mr. Varun Malyala who has helped me during the initial phase of my research work. I would like to use this opportunity to thank Mr. Nikhil Krishna Bajjuri who has constantly helped me on all technical and non-technical issues. I would like to thank Mr. Navneet Vaishnav, Mr. Rahul Sharma, Mr. Aamir

Rafiq, and all other colleagues of U.G Machines and Drives Lab for their valuable aid and co-operation. Moreover, I would like to thank Dr. Srikanth Konda Reddy, Mr. Shailendra Kumar, Mr. Anshul Varshney, and Mr. Rishi Kant Sharma with whom I have enjoyed my non-working hours. I would also like to thank Mr. Satish, Mr. Yatindra, and all other electrical engineering office staff for being supportive throughout. I am likewise thankful to those who have directly or indirectly helped me to finish my dissertation study.

I would like to thank my late grandparents, Smt. Durga Devi Shukla and Sh. Durga Shankar Shukla for their blessings and endless love. Moreover, I would like to thank all my family members for giving me the inner strength and wholeheartedly support. Their trust in my capabilities had been a key factor to all my achievements.

At last, I am beholden to almighty for their blessings to help me to raise my academic level to this stage. I pray for their benediction in my future endeavors. Their blessings may be showered on me for strength, wisdom and determination to achieve in future.

The work carried out in this thesis is funded by Vishveswaraya PhD Scheme, Ministry of Electronics and Information Technology (MeitY), India.

Kapil Shukla

ABSTRACT

The voltage source inverters (VSIs) are conventionally connected in parallel to deliver higher amount of power. Along-with the higher power delivery, the parallel connected voltage source inverters have distinct advantages of reduced current stress on switches, modularity, better thermal management, easy maintenance, etc. The parallel connected VSIs could be modulated using the space-vector based approach or carrier based approach. In the carrier based approach, the high frequency carrier signals are compared with the low frequency reference signals to generate the gate pulses of individual VSIs. The carrier signals of individual VSIs are conventionally phase shifted by certain angles to lower the load side harmonics. This shifting of carrier signals is called as interleaving. However, this interleaving of carrier signals produces a common-mode voltage difference among the VSIs. This voltage difference between the VSIs connected with a common dc-link would provide a path for the current to flow. This current is called as circulating current. The circulating current flow could be restricted using the passive elements or active methods. The passive elements include transformers, common-mode inductors, coupling inductors, inter-phase inductors, whereas the active methods include pulse-width based modulation (PWM) techniques and current controllers.

The two parallel interleaved two-level VSIs are conventionally modulated using the two-level continuous or discontinuous PWM techniques. The impact of different two-level PWM techniques on the parallel interleaved VSIs performance indices such as circulating current, ac side line current ripple, and switching loss is already available in literature. However, the two parallel interleaved two-level VSIs could be analyzed as a single three-level VSI. Therefore, any three-level PWM technique could be implemented using the parallel interleaved two-level VSIs. The implementation of a three-level PWM technique would reduce the ac side line current ripple significantly as the three-level PWM technique utilized the three nearest vector of the equivalent space-vector diagram of the two parallel interleaved VSIs, whereas none of the conventional two-level PWM techniques utilize the three nearest vectors of the equivalent space-vector diagram of the two parallel interleaved VSIs. Different three-level continuous and discontinuous PWM techniques are implemented in this thesis using the two parallel interleaved two-level VSIs. Different methods to implement a three-level PWM technique are also explained in this

thesis. A thorough analysis on impact of different three-level PWM techniques on the system performance indices is also carried out. The practical implementation issues to implement the three-level PWM techniques using the parallel interleaved VSIs are also discussed.

The ac sides of the parallel interleaved VSIs are conventionally connected using the common-mode or differential-mode inductors to restrict the circulating current flow. Along with these inductors, line frequency inductors are also used to reduce the ac side line current ripple. Same value of inductors are normally connected in the ac sides of the VSIs. However, a mismatch could occur among the inductance values of the inductors due to factors such as ageing, tolerance, core properties, etc. This mismatch in inductor values would lead to a low frequency component in the circulating current. This low frequency circulating current could saturate the common-mode inductors. To suppress this low frequency circulating current, a modified common-mode offset based PWM technique is proposed in this thesis. A dynamic equation of circulating current is also derived during the unbalanced operating conditions.

सार

वोल्टेज स्रोत इनवर्टर (वी.एस.आई) पारंपरिक रूप से समानांतर में जुड़े होते हैं ताकि अधिक मात्रा में बिजली पहुंचाई जा सके। उच्च शक्ति वितरण के साथ-साथ, समानांतर जुड़े वोल्टेज स्रोत इनवर्टर में स्विचेस, प्रतिरूपता, बेहतर तापीय प्रबंधन, आसान रखरखाव, आदि पर कम वर्तमान तनाव के अलग-अलग फायदे हैं। समानांतर जुड़े वीएसआई को अंतरिक्ष-वेक्टर आधारित दृष्टिकोण या वाहक आधारित दृष्टिकोण का उपयोग करके संशोधित किया जा सकता है। वाहक आधारित दृष्टिकोण में, उच्च आवृत्ति वाहक संकेतों की तुलना व्यक्तिगत वीएसआई के गेट पल्स को उत्पन्न करने के लिए कम आवृत्ति संदर्भ संकेतों के साथ की जाती है। व्यक्तिगत वीएसआई के वाहक संकेतों को पारंपरिक रूप से लोड साइड हार्मोनिक्स को कम करने के लिए कुछ कोणों द्वारा स्थानांतरित किया जाता है। वाहक संकेतों के इस बदलाव को इंटरलेविंग कहा जाता है। हालांकि, वाहक संकेतों की यह इंटरलेविंग वीएसआई के बीच एक सामान्य-मोड वोल्टेज अंतर पैदा करती है। एक सामान्य डीसी-लिंक के साथ जुड़े वीएसआई के बीच यह वोल्टेज अंतर करंट प्रवाह के लिए एक मार्ग प्रदान करेगा। इस करंट को सर्कुलेटिंग करंट कहा जाता है। सर्कुलेटिंग करंट प्रवाह निष्क्रिय तत्वों या सक्रिय तरीकों का उपयोग करके प्रतिबंधित किया जा सकता है। निष्क्रिय तत्वों में ट्रांसफॉर्मर, सामान्य-मोड प्रेरक, युग्मन प्रेरक, अंतर-चरण प्रेरक शामिल हैं, जबकि सक्रिय तरीकों में पल्स-चौड़ाई आधारित मॉड्यूलेशन (पीडब्लूएम) तकनीक और करंट नियंत्रक शामिल हैं।

दो समानांतर इंटरलेव्ड दो-स्तरीय वीएसआई पारंपरिक रूप से दो-स्तरीय निरंतर या असंतुलित पीडब्लूएम तकनीकों का उपयोग करके संशोधित होते हैं। समानांतर इंटरलीव्ड वीएसआई प्रदर्शन सूचकांकों पर अलग-अलग दो-स्तरीय पीडब्लूएम तकनीकों का प्रभाव जैसे कि परिसंचारी धारा, एसी साइड लाइन करंट तरंग, और स्विचिंग नुकसान साहित्य में पहले से ही उपलब्ध है। हालांकि, दो समानांतर इंटरलेव्ड दो-स्तरीय वीएसआई का विश्लेषण एक एकल तीन-स्तरीय वीएसआई के रूप में किया जा सकता है। इसलिए, किसी भी तीन-स्तरीय पीडब्लूएम तकनीक को समानांतर इंटरलेव्ड दो-स्तरीय वीएसआई का उपयोग करके लागू किया जा सकता है। तीन-स्तरीय पीडब्लूएम तकनीक के कार्यान्वयन से एसी साइड लाइन करंट की तरंग में काफी कमी आएगी क्योंकि तीन-स्तरीय पीडब्लूएम तकनीक ने दो समानांतर इंटरलेव्ड वीएसआई के बराबर अंतरिक्ष-वेक्टर आरेख के तीन निकटतम वेक्टर का उपयोग किया, जबकि पारंपरिक दो-स्तरीय पीडब्लूएम तकनीक में से कोई भी दो समानांतर इंटरलेव्ड वीएसआई

के बराबर अंतरिक्ष-वेक्टर आरेख के तीन निकटतम वेक्टर का उपयोग नहीं करती है। इस थीसिस में दो समानांतर दो-स्तरीय वीएसआई का उपयोग करके विभिन्न तीन-स्तरीय निरंतर और असंतत पीडब्लूएम तकनीकों को लागू किया गया है। तीन-स्तरीय पीडब्लूएम तकनीक को लागू करने के विभिन्न तरीकों को भी इस थीसिस में समझाया गया है। सिस्टम प्रदर्शन सूचकांकों पर विभिन्न तीन-स्तरीय पीडब्लूएम तकनीकों के प्रभाव का गहन विश्लेषण भी किया गया है। समानांतर इंटरलीव्ड वीएसआई का उपयोग करके तीन-स्तरीय पीडब्लूएम तकनीकों को लागू करने के लिए व्यावहारिक कार्यान्वयन के मुद्दों पर भी चर्चा की गई है।

समानांतर इंटरलेव्ड वीएसआई के एसी साइड्स पारंपरिक रूप से सर्कुलेटिंग करंट प्रवाह को प्रतिबंधित करने के लिए सामान्य-मोड या अंतर-मोड प्रेरकों का उपयोग करके जुड़े हुए हैं। इन प्रेरकों के साथ, एसी साइड लाइन करंट रिपल को कम करने के लिए लाइन आवृत्ति प्रेरक का भी उपयोग किया जाता है। आमतौर पर समान मूल्य के प्रेरक वीएसआई के एसी पक्षों में जुड़े होते हैं। हालांकि, एक बेमेल उम्र बढ़ने, सहिष्णुता, कोर गुण, आदि जैसे कारकों के कारण प्रेरकों के अधिष्ठापन मूल्यों के बीच हो सकता है। यह बेमेल सर्कुलेटिंग करंट प्रवाह में कम आवृत्ति घटक को जन्म देता है। यह कम आवृत्ति वाला सर्कुलेटिंग करंट प्रवाह सामान्य-मोड प्रेरकों को संतृप्त कर सकता है। इस कम आवृत्ति सर्कुलेटिंग करंट को दबाने के लिए, इस थीसिस में एक संशोधित सामान्य-मोड ऑफसेट आधारित पीडब्लूएम तकनीक प्रस्तावित है। असंतुलित संचालन स्थितियों के दौरान सर्कुलेटिंग करंट प्रवाह का एक गतिशील समीकरण भी व्युत्पन्न किया गया है।

TABLE OF CONTENTS

	Page No.
Certificate	(i)
Acknowledgements	(ii)
Abstract	(iv)
Table of Contents	(viii)
List of Figures	(xi)
List of Tables	(xvii)
List of Abbreviations	(xviii)
List of Symbols	(xix)
 CHAPTER-1 INTRODUCTION	 1
1.1 General	1
1.2 PWM Techniques	2
1.2.1 Conventional 2L PWM Techniques	3
1.2.2 Advanced Bus Clamping Techniques	4
1.2.3 Hybrid PWM Techniques	5
1.2.4 Active Vectors Based PWM Techniques	5
1.2.5 PWM Techniques for Parallel Interleaved VSIs	5
1.3 Error Vectors	6
1.4 Interleaving	7
1.5 Line Current Ripple	7
1.6 Circulating Current and Reduction Methods	9
1.6.1 Passive Methods	11
1.6.2 Active Methods	12
1.7 Switching Loss	16
1.8 Objectives and Scope of Work	17
1.9 Major Contributions	17
1.10 Tools Used	18
1.11 Outline of the Chapters	19
 CHAPTER -2 AC SIDE CURRENT RIPPLE REDUCTION USING PARALLEL INTERLEAVED 2L VSIs	 20
2.1 General	20
2.2 Thevenin's Equivalent Circuit of Phase A	21
2.3 Equivalent 3L Switching Sequence	22
2.4 3L SVPWM Implementation	25
2.4.1 CM Offset Calculation	26
2.4.2 Simulation Results	32
2.4.3 Experimental Results	39

2.5	3L DPWM Implementation	46
2.5.1	2L Switching Sequences for 3L DPWM1 and DPWM 3 Techniques	47
2.5.2	CM Offset Calculation	49
2.5.3	Simulation Results	58
2.5.4	Experimental Results	63
2.6	Conclusions	69
CHAPTER – 3	GENERALIZED IMPLEMENTATION OF 3L PWM TECHNIQUES	70
3.1	General	70
3.2	Proposed Method	71
3.2.1	Problem of Simultaneous Switching for 3L PWM	76
3.3	Performance Comparison of Various PWM	80
3.3.1	Circulating Current	80
3.3.2	Total AC Side Current Ripple	82
3.3.3	Switching Loss	84
3.4	Experimental Results	85
3.4.1	Open Loop Condition	85
3.4.2	Closed Loop Condition	91
3.4.3	Over-modulation Condition	92
3.5	Conclusions	93
CHAPTER-4	PRACTICAL PWM IMPLEMENTATION ISSUES	94
4.1	General	94
4.2	Multiple 2L Switching Sequences	95
4.3	3L PWM Implementation Issues and Solution	98
4.3.1	Simulation Results	101
4.3.2	Experimental Results	102
4.4	Conclusions	105
CHAPTER-5	CIRCULATING CURRENT SUPPRESSION UNDER UNBALANCED OPERATING CONDITIONS	106
5.1	General	106
5.2	Parallel VSIs Modelling Under Unbalanced Operating Conditions	107
5.3	Circulating Current and Its Components	111
5.4	Suppression of Circulating Current	113
5.5	Control Method	115
5.6	Simulation Results	118
5.6.1	Conventional SVPWM	118
5.6.2	CM Injection Based PWM	120
5.6.3	Proposed Modified CM Offset Based PWM	122
5.7	Experimental Results	124
5.8	Conclusions	133

CHAPTER-6	CONCLUSIONS AND FUTURE WORK	134
6.1	General	134
6.2	Main Conclusions	134
6.3	Suggestion for Future Work	135
REFERENCES		136
APPENDIX A		144
APPENDIX B		148
LIST OF PUBLICATIONS		150
BIO-DATA		151

LIST OF FIGURES

- Fig. 1.1 Parallel interleaved VSIs connected to load fed from a common dc-link.
- Fig. 1.2 Space-vector diagram of a two-level VSI.
- Fig. 1.3 Voltage reference waveforms of phase A (p.u) for various PWM techniques having unity modulation index value.
- Fig. 1.4 Error voltage vectors.
- Fig. 1.5 Interleaved carrier signals.
- Fig. 1.6 Stator flux ripple vector over a sampling period for 2L SVPWM technique without interleaved carrier signals.
- Fig. 1.7 Stator flux ripple vector over a sampling period for 2L SVPWM technique with interleaving angle of 180° between the carrier signals.
- Fig. 1.8 CM voltage difference due to interleaving.
- Fig. 1.9 Circulating current reduction methods.
- Fig. 1.10 Coupled Inductor with line filter inductor.
- Fig. 1.11 Common-mode Inductor with line filter inductor.
- Fig. 2.1 Equivalent circuit of system considering only phase A of both the VSIs.
- Fig. 2.2 Thevenin's equivalent circuit of phase A.
- Fig. 2.3 SV diagram of two parallel interleaved VSIs.
- Fig. 2.4 Switching patterns for 2L SVPWM.
- Fig. 2.5 Comparison of error vectors using (a) 2L SVPWM, (b) Nearest 3L voltage vectors.
- Fig. 2.6 Sub-sector division for 3L SVPWM.
- Fig. 2.7 Flow-chart for sub-sector identification.
- Fig. 2.8 Switching patterns for 3L SVPWM, sub-sector r (High – H, Low - L).
- Fig. 2.9 Switching patterns for 3L SVPWM, sub-sector p1 (High – H, Low - L).
- Fig. 2.10 Switching patterns for 3L SVPWM, sub-sector p2 (High – H, Low - L).
- Fig. 2.11 Switching patterns for 3L SVPWM, sub-sector p3 (High – H, Low - L).
- Fig. 2.12 Switching patterns for 3L SVPWM, sub-sector q1 (High – H, Low - L).
- Fig. 2.13 Switching patterns for 3L SVPWM, sub-sector q2 (High – H, Low - L).
- Fig. 2.14 Switching patterns for 3L SVPWM, sub-sector s (High – H, Low - L).

- Fig. 2.15 RMS Line current ripple (p.u) (a) $m_a = 0.4$, (b) $m_a = 0.7$, (c) $m_a = 1.0$. (a-c)
- Fig. 2.16 RMS Line current ripple (p.u) variation w.r.t modulation index (m_a).
- Fig. 2.17 Line current ripple (p.u) variation of proposed 3L SVPWM technique for different modulation index (m_a) values.
- Fig. 2.18 Normalized total switching loss ($P_{SUB,TOT}$) variation over a sector.
- Fig. 2.19 Experimental Set-up.
- Fig. 2.20 Experimental line-line voltages. (a) 2L SVPWM and (b) Proposed 3L SVPWM. (a-b)
- Fig. 2.21 Experimental result of 2L SVPWM, $m_a = 0.4$. (a) Line currents (2A/div, 2A/div, and 5A/div) (b) 3-Circulating current (1A/div).
- Fig. 2.22 Experimental result of 2L SVPWM, $m_a = 0.7$. (a) Line currents (2A/div, 2A/div, and 5A/div) (b) 3-Circulating current (1A/div).
- Fig. 2.23 Experimental result of 2L SVPWM, $m_a = 1.0$. (a) Line currents (2A/div, 2A/div, and 5A/div) (b) 3-Circulating current (1A/div).
- Fig. 2.24 FFT analysis of line current (i_A) for 2L SVPWM, (a) $m_a = 0.4$, (b) $m_a = 0.7$, (c) $m_a = 1.0$. (a-c)
- Fig. 2.25 Experimental result of proposed 3L SVPWM, $m_a = 0.4$. (a) Line currents (2A/div, 2A/div, and 5A/div) (b) 3-Circulating current (1A/div).
- Fig. 2.26 Experimental result of proposed 3L SVPWM, $m_a = 0.7$. (a) Line currents (2A/div, 2A/div, and 5A/div) (b) 3-Circulating current (1A/div).
- Fig. 2.27 Experimental result of proposed 3L SVPWM, $m_a = 1.0$. (a) Line currents (2A/div, 2A/div, and 5A/div) (b) 3-Circulating current (1A/div).
- Fig. 2.28 FFT analysis of line current (i_A) for proposed 3L SVPWM, (a) $m_a = 0.4$, (b) $m_a = 0.7$, (c) $m_a = 1.0$. (a-c)
- Fig. 2.29 Sub-sector division for 3L DPWM techniques.
- Fig. 2.30 Switching patterns for 3L DPWM3, sub-sector r (High – H, Low - L).
- Fig. 2.31 Switching patterns for 3L DPWM3, sub-sector p1 (High – H, Low - L).
- Fig. 2.32 Switching patterns for 3L DPWM3, sub-sector p2 (High – H, Low - L).
- Fig. 2.33 Switching patterns for 3L DPWM3, sub-sector q1 (High – H, Low - L).
- Fig. 2.34 Switching patterns for 3L DPWM3, sub-sector q2 (High – H, Low - L).
- Fig. 2.35 Switching patterns for 3L DPWM3, sub-sector s (High – H, Low - L).
- Fig. 2.36 Switching patterns for 3L DPWM1, sub-sector q1 (High – H, Low - L).
- Fig. 2.37 Switching patterns for 3L DPWM1, sub-sector p1 (High – H, Low - L).

- Fig. 2.38 Switching patterns for 3L DPWM1, sub-sector p2 (High – H, Low - L).
- Fig. 2.39 Switching patterns for 3L DPWM1, sub-sector q2 (High – H, Low - L).
- Fig. 2.40 Switching patterns for 3L DPWM1, sub-sector r (High – H, Low - L).
- Fig. 2.41 Switching patterns for 3L DPWM1, sub-sector s (High – H, Low - L).
- Fig. 2.42 RMS line current ripple variation (p.u) w.r.t modulation index (m_a).
- Fig. 2.43 Normalized total switching loss ($P_{SUB,TOT}$) variation over a sector.
- Fig. 2.44 Simulated pole voltage waveforms using 3L DPWM1, $m_a = 0.7$, (a) v_{A1O} , (b) v_{A2O} , (a-f) (c) v_{B1O} , (d) v_{B2O} , (e) v_{AO} , and (f) v_{BO} .
- Fig. 2.45 Simulated pole voltage waveforms using 3L DPWM3, $m_a = 0.7$, (a) v_{A1O} , (b) v_{A2O} , (a-f) (c) v_{B1O} , (d) v_{B2O} , (e) v_{AO} , and (f) v_{BO} .
- Fig. 2.46 Experimental pole voltage waveforms using 3L DPWM3, $m_a = 0.7$, (a) v_{A1O} , (b) v_{A2O} , (c) v_{B1O} , (d) v_{B2O} , (e) v_{AO} , and (f) v_{BO} .
- Fig. 2.47 FFT plots of v_{AO} using 3L DPWM3, $m_a = 0.7$. (a) Simulation (b) Experimental. (a-b)
- Fig. 2.48 Experimental line-line voltage waveforms, $m_a = 0.4$. (a) 3L DPWM1 (b) 3L DPWM3. (a-b)
- Fig. 2.49 Experimental line-line voltage waveforms, $m_a = 0.7$. (a) 3L DPWM1 (b) 3L DPWM3. (a-b)
- Fig. 2.50 Experimental result of proposed 3L DPWM1, $m_a = 0.7$. (a) Line currents (2A/div, 2A/div, and 5A/div) (b) 3-Circulating current (1A/div). (a-b)
- Fig. 2.51 Experimental result of proposed 3L DPWM3, $m_a = 0.7$. (a) Line currents (2A/div, 2A/div, and 5A/div) (b) 3-Circulating current (1A/div). (a-b)
- Fig. 2.52 Experimental result of proposed 3L DPWM1, $m_a = 1.0$. (a) Line currents (2A/div, 2A/div, and 5A/div) (b) 3-Circulating current (1A/div). (a-b)
- Fig. 2.53 Experimental result of proposed 3L DPWM3, $m_a = 1.0$. (a) Line currents (2A/div, 2A/div, and 5A/div) (b) 3-Circulating current (1A/div). (a-b)
- Fig. 3.1 Carrier Signals and pole voltages of a 3L VSI using SVPWM.
- Fig. 3.2 Carrier signals and pole voltages of two parallel interleaved 2L VSIs when V_{ref} lies in sub-sector q.
- Fig. 3.3 Switching patterns for 3L SVPWM when V_{ref} lies in sub-sector q (H – High, L - Low).
- Fig. 3.4 Experimental results of line voltage (v_{AB}) for $m_a = 1.0$, (a) 2L SVPWM, (b) 3L SVPWM. (a-b)
- Fig. 3.5 Switching patterns for 3L DPWM3 when V_{ref} lies in sub-sector q (H – High, L - Low).

- Fig. 3.6 Switching patterns for 3L DPWM1 when V_{ref} lies in sub-sector q (H – High, L – Low).
- Fig. 3.7 Experimental results of line voltage (v_{AB}) for $m_a = 0.7$, (a) 3L DPWM3, (b) 3L DPWM1, (c) 3L MDPWM1.
- Fig. 3.8 Switching patterns for 3L MDPWM1 when V_{ref} lies in sub-sector q (H – High, L – Low).
- Fig. 3.9 Normalized circulating current (i_{CC}) defined by (3.7) for $m_a = 1.15$, (a) Peak (b) rms. (a-b)
- Fig. 3.10 Normalized circulating current ($i_{CC,A}$) defined by (3.8) for $m_a = 1.15$, (a) Peak (b) rms. (a-b)
- Fig. 3.11 Line current ripple (p.u) (a) $m_a = 0.4$, (b) $m_a = 0.7$, (c) $m_a = 1.0$, (d) $m_a = 1.15$, (a-d)
- Fig. 3.12 Line current ripple (p.u) variation w.r.t m_a .
- Fig. 3.13 Normalized total switching loss ($P_{SUB,TOT}$) variation over a sector.
- Fig. 3.14 Experimental results of 2L SVPWM, $m_a = 1.0$. (a) Line currents (2A/div, 2A/div, and 5A/div) (b) 3-Circulating current (i_{CC}), (1A/div).
- Fig. 3.15 Experimental results of 3L DPWM1, $m_a = 1.0$. (a) Line currents (2A/div, 2A/div, and 5A/div) (b) 3-Circulating current (i_{CC}), (1A/div).
- Fig. 3.16 Experimental results of 3L MDPWM1, $m_a = 1.0$. (a) Line currents (2A/div, 2A/div, and 5A/div) (b) 3-Circulating current (i_{CC}), (1A/div).
- Fig. 3.17 Experimental results of 3L DPWM3, $m_a = 1.0$. (a) Line currents (2A/div, 2A/div, and 5A/div) (b) 3-Circulating current (i_{CC}), (1A/div).
- Fig. 3.18 Experimental results of circulating current, $i_{CC,A}$, $m_a = 1.0$.
- Fig. 3.19 FFT analysis of line current (i_A) for $m_a = 1.0$, (a) 2L SVPWM, (b) 3L DPWM1, (c) 3L MDPWM1, and (d) 3L DPWM3.
- Fig. 3.20 Experimental results of 3L DPWM1 including current and frequency variations, Line currents (2A/div, 2A/div, and 5A/div), Time scale (200 ms/div).
- Fig. 3.21 Control block diagram of VSI 1.
- Fig. 3.22 Closed loop results of 3L SVPWM, Line currents (2A/div, 2A/div, and 5A/div), Load phase voltage ($v_{A'N}$), (200V/div).
- Fig. 3.23 Experimental results for over-modulation, $m_a = 1.21$, Line currents (2A/div, 2A/div, and 5A/div), 3-Circulating current (i_{CC}), (1A/div).
- Fig. 4.1 CM voltage difference for different 2L switching sequences (Table 4.1).
- Fig. 4.2 Normalized switching loss for different 2L switching sequences (Table 4.1).
- Fig. 4.3 Switching patterns of 3L SVPWM without modification (H-High, L-Low).

- Fig. 4.4 Switching patterns of 3L SVPWM with modification (H-High, L-Low).
- Fig. 4.5 Simulated 3L voltage waveforms for 3L SVPWM at $m_a = 0.7$, (a) With dead-time, (a-b) (b) Without dead-time.
- Fig. 4.6 Experimental 3L voltage waveforms for 3L SVPWM at $m_a = 0.4$, (a) Without modification, (a-b) (b) With modification.
- Fig. 4.7 Experimental 3L voltage waveforms for 3L SVPWM at $m_a = 0.7$, (a) Without modification, (a-b) (b) With modification.
- Fig. 4.8 Experimental results of 3L SVPWM, $m_a = 0.4$, (i) Without modification, (ii) With modification. (a) Line currents (2A/div, 2A/div, and 5A/div) (b) 3-Circulating current (i_{CC}), (1A/div).
- Fig. 4.9 Experimental results of 3L SVPWM, $m_a = 0.7$, (i) Without modification, (ii) With modification. (a) Line currents (2A/div, 2A/div, and 5A/div) (b) 3-Circulating current (i_{CC}), (1A/div).
- Fig. 5.1 Parallel interleaved VSIs connected to load fed from a common dc-link having different values of ac side resistors and inductors.
- Fig. 5.2 Switching patterns of VSI 1.
- Fig. 5.3 Control block diagram of VSI 1.
- Fig. 5.4 Control block diagram of VSI 2.
- Fig. 5.5 Simulated current waveforms for SVPWM with case 1 (a) i_{A1} (2 A/div) (b) i_{A2} (2 A/div) (c) i_A (5 A/div) (d) i_{CC} (0.2 A/div).
- Fig. 5.6 Simulated current waveforms for SVPWM with case 2 (a) i_{A1} (2 A/div) (b) i_{A2} (2 A/div) (c) i_A (5 A/div) (d) i_{CC} (0.5 A/div).
- Fig. 5.7 Simulated current waveforms for SVPWM with case 3 (a) i_{ABC1} (2 A/div) (b) i_{ABC2} (2 A/div) (c) i_{ABC} (5 A/div) (d) i_{CC} (0.2 A/div).
- Fig. 5.8 Simulated current waveforms for CM injected PWM with case 1 (a) i_{A1} (2 A/div) (b) i_{A2} (2 A/div) (c) i_A (5 A/div) (d) i_{CC} (0.2 A/div).
- Fig. 5.9 Simulated current waveforms for CM injected PWM with case 2 (a) i_{A1} (2 A/div) (b) i_{A2} (2 A/div) (c) i_A (5 A/div) (d) i_{CC} (0.2 A/div).
- Fig. 5.10 Simulated current waveforms for CM injected PWM with case 3 (a) i_{ABC1} (2 A/div) (b) i_{ABC2} (2 A/div) (c) i_{ABC} (5 A/div) (d) i_{CC} (0.2 A/div).
- Fig. 5.11 Simulated current waveforms for proposed modified CM offset based PWM with case 1 (a) i_{A1} (2 A/div) (b) i_{A2} (2 A/div) (c) i_A (5 A/div) (d) i_{CC} (0.2 A/div).
- Fig. 5.12 Simulated current waveforms for proposed modified CM offset based PWM with case 2 (a) i_{A1} (2 A/div) (b) i_{A2} (2 A/div) (c) i_A (5 A/div) (d) i_{CC} (0.2 A/div).
- Fig. 5.13 Simulated current waveforms for proposed modified CM offset based PWM with case 3 (a) i_{ABC1} (2 A/div) (b) i_{ABC2} (2 A/div) (c) i_{ABC} (5 A/div) (d) i_{CC} (0.2 A/div).

- Fig. 5.14 Experimental current waveforms for SVPWM with case 1, i_{A1} (5 A/div), i_{A2} (5 A/div), i_A (10 A/div), and i_{CC} (1 A/div).
- Fig. 5.15 Experimental current waveforms for SVPWM with case 2, i_{A1} (5 A/div), i_{A2} (5 A/div), i_A (10 A/div), and i_{CC} (2 A/div).
- Fig. 5.16 Experimental current waveforms for SVPWM with case 3, i_A (5 A/div), i_B (5 A/div), i_C (5 A/div), and i_{CC} (1 A/div).
- Fig. 5.17 Experimental current waveforms for CM injected PWM with case 1, i_{A1} (5 A/div), i_{A2} (5 A/div), i_A (10 A/div), and i_{CC} (1 A/div).
- Fig. 5.18 Experimental current waveforms for CM injected PWM with case 2, i_{A1} (5 A/div), i_{A2} (5 A/div), i_A (10 A/div), and i_{CC} (1 A/div).
- Fig. 5.19 Experimental current waveforms for CM injected PWM with case 3, i_A (5 A/div), i_B (5 A/div), i_C (5 A/div), and i_{CC} (1 A/div).
- Fig. 5.20 Experimental current waveforms for proposed modified CM offset based PWM with case 1, i_{A1} (5 A/div), i_{A2} (5 A/div), i_A (10 A/div), and i_{CC} (1 A/div).
- Fig. 5.21 Experimental current waveforms for proposed modified CM offset based PWM with case 2, i_{A1} (5 A/div), i_{A2} (5 A/div), i_A (10 A/div), and i_{CC} (1 A/div).
- Fig. 5.22 Experimental current waveforms for proposed modified CM offset based PWM with case 1, i_A (5 A/div), i_B (5 A/div), i_C (5 A/div), and i_{CC} (1 A/div).
- Fig. 5.23 (a-c) FFT analysis of circulating current (i_{CC}) for Case 1, (a) SVPWM, (b) CM injected PWM, (c) Proposed modified CM offset based PWM.
- Fig. 5.24 (a-c) FFT analysis of circulating current (i_{CC}) for Case 2, (a) SVPWM, (b) CM injected PWM, (c) Proposed modified CM offset based PWM.
- Fig. 5.25 (a-c) FFT analysis of circulating current (i_{CC}) for Case 3, (a) SVPWM, (b) CM injected PWM, (c) Proposed modified CM offset based PWM.
- Fig. 5.26 Experimental current waveforms for transition of SVPWM to proposed modified CM based PWM with case 1, i_{A1} (5 A/div), i_{A2} (5 A/div), i_A (10 A/div), and i_{CC} (1 A/div).

LIST OF TABLES

Table 2.1	Pole voltage combinations.
Table 2.2	Proposed 3L SVPWM technique switching sequences (Sector I).
Table 2.3	Common-mode offset signal for proposed 3L SVPWM technique.
Table 2.4	System parameters for 3L PWM techniques.
Table 2.5	Experimental Code Execution Time.
Table 2.6	Comparison of 2L SVPWM and proposed 3L SVPWM technique.
Table 2.7	RMS and Peak-Peak circulating current.
Table 2.8	3L Switching sequences for 3L DPWM1.
Table 2.9	3L Switching sequences for 3L DPWM3.
Table 2.10	2L Switching sequences for 3L DPWM1.
Table 2.11	2L Switching sequences for 3L DPWM3.
Table 2.12	CM offset of 3L DPWM1.
Table 2.13	CM offset of 3L DPWM3.
Table 3.1	Comparison of switching sequences for PWM techniques.
Table 3.2	System parameters for generalized method.
Table 3.3	Experimental Code Execution Time of 3L SVPWM.
Table 3.4	Comparison of ripple current for PWM techniques.
Table 3.5	RMS and Peak-Peak circulating current (i_{cc}).
Table 4.1	Possible switching combinations for sub-sector r.
Table 4.2	Possible switching combinations for sub-sector q1.
Table 4.3	Possible switching combinations for sub-sector q2.
Table 4.4	Possible switching combinations for sub-sector s.
Table 5.1	System parameters for unbalanced operating conditions.
Table 5.2	Comparison of Peak-Peak circulating current for PWM techniques.

LIST OF ABBREVIATIONS

2L	Two-level.
3L	Three-level.
AC	Alternating Current.
CM	Common-mode.
DC	Direct Current.
DM	Differential-mode.
DPWM	Discontinuous Pulse-width Modulation.
DSC	Digital Signal Controller.
DSO	Digital Storage Oscilloscope.
EPWM	Enhanced Pulse-width Modulation.
FFT	Fast Fourier Transform.
IGBT	Insulated-Gate Bipolar Transistor.
MDPWM	Modified Discontinuous Pulse-width Modulation.
NPC	Neutral-Point Clamped
PD	Phase Disposition.
PI	Proportional Integral.
PIR	Proportional Integral Resonant.
PWM	Pulse-width Modulation.
RMS	Root-mean Square.
SHEPWM	Selective Harmonic Elimination Pulse-width Modulation.
SPWM	Sinusoidal Pulse-width Modulation.
SVPWM	Space-vector Pulse-width Modulation.
THD	Total Harmonic Distortion.
VSI	Voltage Source Inverter.

LIST OF SYMBOLS

m_a	Modulation Index.
V_{dc}	DC-link Voltage
i_A	Phase A load current.
i_B	Phase B load current.
i_C	Phase C load current.
i_{A1}	Phase A current of VSI 1.
i_{A2}	Phase A current of VSI 2.
i_{B1}	Phase B current of VSI 1.
i_{B2}	Phase B current of VSI 2.
i_{C1}	Phase C current of VSI 1.
i_{C2}	Phase C current of VSI 2.
R_s	Internal resistance of line frequency inductor.
L_s	Inductance of line frequency inductor.
i_{CC}	Circulating current defined as the sum of three phase currents of individual VSIs.
$i_{CC,A}$	Circulating current defined as the difference of phase A currents of individual VSIs.
V_{ref}	Reference voltage vector.
T_s	Switching period.
$\mathbf{V}_1^{2L} - \mathbf{V}_6^{2L}$	Two-level active voltage vectors.
$\mathbf{V}_0^{2L} - \mathbf{V}_7^{2L}$	Two-level zero voltage vectors.
T_1	Dwell time of active voltage vector $\mathbf{V}_1^{2L}$.
T_2	Dwell time of active voltage vector $\mathbf{V}_2^{2L}$.
T_z	Dwell time of zero voltage vectors ($\mathbf{V}_0^{2L}$ and $\mathbf{V}_7^{2L}$).
$V_{A,ref}$	Phase A reference signal.
$V_{B,ref}$	Phase B reference signal.
$V_{C,ref}$	Phase C reference signal.
$V_{A1,ref}$	Updated phase A reference signal of VSI 1.
$V_{B1,ref}$	Updated phase B reference signal of VSI 1.

$V_{C1,ref}$	Updated phase C reference signal of VSI 1.
V_{max}	Maximum value of three phase reference signals.
V_{mid}	Middle value of three phase reference signals.
V_{min}	Minimum value of three phase reference signals.
$V_{max1,ref}$	Maximum value of updated three phase reference signals of VSI 1.
$V_{min1,ref}$	Minimum value of updated three phase reference signals of VSI 1.
$V_{mid1,ref}$	Middle value of updated three phase reference signals of VSI 1.
$V_{mid2,ref}$	Middle value of updated three phase reference signals of VSI 2.
V_{A1O}	Phase A pole voltage of VSI 1.
V_{A2O}	Phase A pole voltage of VSI 2.
V_{AO}	Phase A equivalent pole voltage.
V_{B1O}	Phase B pole voltage of VSI 1.
V_{B2O}	Phase B pole voltage of VSI 2.
V_{BO}	Phase B equivalent pole voltage.
V_{C1O}	Phase C pole voltage of VSI 1.
V_{C2O}	Phase C pole voltage of VSI 2.
V_{CO}	Phase C equivalent pole voltage.
$V_{cm,1}$	Common-mode voltage of VSI 1.
$V_{cm,2}$	Common-mode voltage of VSI 2.
V_{off}	Common-mode offset signal.
$P_{SUB,TOT}$	Normalized total switching loss.
V_{AB}	Line-line voltage.
V_{A1N}	Generated phase A voltage of VSI 1.
V_{A2N}	Generated phase A voltage of VSI 2.
V_{AN}	Load voltage of phase A.
V_{B1N}	Generated phase B voltage of VSI 1.
V_{B2N}	Generated phase B voltage of VSI 2.
V_{BN}	Load voltage of phase B.
V_{C1N}	Generated phase C voltage of VSI 1.

V_{C2N}	Generated phase C voltage of VSI 2.
V_{CN}	Load voltage of phase C.
R_{A1}	Internal resistance of line frequency inductor of phase A of VSI 1.
R_{B1}	Internal resistance of line frequency inductor of phase B of VSI 1.
R_{C1}	Internal resistance of line frequency inductor of phase C of VSI 1.
R_{A2}	Internal resistance of line frequency inductor of phase A of VSI 2.
R_{B2}	Internal resistance of line frequency inductor of phase B of VSI 2.
R_{C2}	Internal resistance of line frequency inductor of phase C of VSI 2.
L_{A1}	Inductance of line frequency inductor of phase A of VSI 1.
L_{B1}	Inductance of line frequency inductor of phase B of VSI 1.
L_{C1}	Inductance of line frequency inductor of phase C of VSI 1.
L_{A2}	Inductance of line frequency inductor of phase A of VSI 2.
L_{B2}	Inductance of line frequency inductor of phase B of VSI 2.
L_{C2}	Inductance of line frequency inductor of phase C of VSI 2.
p_{A1}	Percentage increment value for the internal resistance of line frequency inductor of phase A of VSI 1.
p_{B1}	Percentage increment value for the internal resistance of line frequency inductor of phase B of VSI 1.
p_{C1}	Percentage increment value for the internal resistance of line frequency inductor of phase C of VSI 1.
p_{A2}	Percentage increment value for the internal resistance of line frequency inductor of phase A of VSI 2.
p_{B2}	Percentage increment value for the internal resistance of line frequency inductor of phase B of VSI 2.
p_{C2}	Percentage increment value for the internal resistance of line frequency inductor of phase C of VSI 2.
q_{A1}	Percentage increment value for the inductance of line frequency inductor of phase A of VSI 1.
q_{B1}	Percentage increment value for the inductance of line frequency inductor of phase B of VSI 1.
q_{C1}	Percentage increment value for the inductance of line frequency inductor of phase C of VSI 1.
q_{A2}	Percentage increment value for the inductance of line frequency inductor of phase A of VSI 2.
q_{B2}	Percentage increment value for the inductance of line frequency

	inductor of phase B of VSI 2.
q_{C2}	Percentage increment value for the inductance of line frequency inductor of phase C of VSI 2.
i_{dref1p}	d-axis reference current for VSI 1 in positive synchronous reference frame.
i_{dref2p}	d-axis reference current for VSI 2 in positive synchronous reference frame.
i_{qref1p}	q-axis reference current for VSI 1 in positive synchronous reference frame.
i_{qref2p}	q-axis reference current for VSI 2 in positive synchronous reference frame.
i_{dref1n}	d-axis reference current for VSI 1 in negative synchronous reference frame.
i_{dref2n}	d-axis reference current for VSI 2 in negative synchronous reference frame.
i_{qref1n}	q-axis reference current for VSI 1 in negative synchronous reference frame.
i_{qref2n}	q-axis reference current for VSI 2 in negative synchronous reference frame.
v_{Ldp}	d-axis load voltage in positive synchronous reference frame.
v_{Lqp}	q-axis load voltage in positive synchronous reference frame.
v_{Ldn}	d-axis load voltage in negative synchronous reference frame.
v_{Lqn}	q-axis load voltage in negative synchronous reference frame.