

# **Design and Analysis of Drain-extended MOS (DeMOS) for Improved Switching Performance and Electrothermal Switching Reliability**

**SHRADDHA PALI**



**CENTRE FOR APPLIED RESEARCH IN ELECTRONICS  
INDIAN INSTITUTE OF TECHNOLOGY DELHI  
JULY 2023**

**©Indian Institute of Technology Delhi (IITD), New Delhi, 2023**

# Design and Analysis of Drain-extended MOS (DeMOS) for Improved Switching Performance and Electrothermal Switching Reliability

by

**SHRADDHA PALI**

**Centre for Applied Research in Electronics**

Submitted

in fulfilment of the requirements for the degree of Doctor of Philosophy  
to the



**INDIAN INSTITUTE OF TECHNOLOGY DELHI**

**JULY 2023**

*Dedicated to*

***My Family***

# CERTIFICATE

This is to certify that thesis entitled, “**Design and Analysis of Drain-extended MOS (DeMOS) for Improved Switching Performance and Electrothermal Switching Reliability**”, being submitted by **Shraddha Pali** to the Centre for Applied Research in Electronics (CARE), Indian Institute of Technology Delhi, for the award of the degree of Doctor of Philosophy, is a record of bonafide research work carried out by her. She has worked under my guidance and supervision and has fulfilled the requirements for the submission of this thesis, which to my knowledge, has reached the requisite standard.

The research reports and results presented in this thesis have not been submitted, in part or full, to any other university or institute for the award of any degree or diploma.

**Dr. Ankur Gupta**

**Associate Professor**

**Centre for Applied Research in Electronics (CARE)**

**Indian Institute of Technology Delhi**

**New Delhi-110016,**

**India**

# Acknowledgment

First and foremost, I would like to express my sincere gratitude to my advisor Prof. Ankur Gupta for his valuable guidance and support during all stages of my research work. I thank him for the contribution of his valuable time and funding that helped me to carry out my research work.

I would like to thank my student research committee (SRC) members Prof. Monica Agarwal, Prof. Pushparaj Singh and Prof. Shouribrata Chatterjee for providing me valuable suggestions that helped me improve my research. I would also like to sincerely thank all my present and past colleagues at IIT Delhi, Sonam Jain, Shradha Gupta, Pragayey Kumar Kaushik, Aakanksha Mishra, Sushil Kumar, Sankalp Kumar Singh and Nitish Kumar for their support and insightful discussions. I am very grateful to IIT Delhi for giving me the facilities, support, and environment I needed to do my research.

Finally, I am deeply thankful to my family members for their support before and during my PhD, especially my parents, who always motivated me to pursue higher studies. I'd also like to express my heartfelt gratitude to my mother-in-law for her blessings and encouragement. I am immensely thankful to my husband, Shailendra, and my son, Shashank for their patience, encouragement, and unconditional support during my PhD journey, which I cannot express in words. I thank God for providing me the opportunity and strength to accomplish my Ph.D. degree. I am grateful to God for his grace and would like to express my deep gratitude to all who have contributed directly or indirectly during my research.

**Shraddha Pali**

# Abstract

Power MOSFETs are devices that can support high drain voltage and finds application in interface circuit design between different voltage modules of a system. The drain-extended NMOS (DeNMOS) is a low-voltage power MOSFET compatible with CMOS process technology and is used as a switching device in electronic control units. For efficient performance at high-frequency switching applications, the gate charge of DeNMOS should be minimized to increase switching speed and reduce switching losses. Hence, DeNMOS is optimized for high-switching applications by incorporating solutions that reduce gate charges. Moreover, power device switching at very high current conditions in the presence of unclamped inductive loads (UIL) is a critical concern when device turn-off increases the lattice heating followed by secondary high current events like space charge modulation, regenerative feedback, and finally, catastrophic thermal runaway. UIL switching from on-to-off state triggers the parasitic bipolar to discharge the off-state drain current through the body diode. However, the presence of off-state avalanche generation and subsequent self-heating effects can prevent the safe turn-off of the device if secondary high current effects become dominant. This work presents various DeNMOS design solutions to optimize the device's gate charge performance and electrothermal switching reliability without compromising the DC safe operating area and avalanche reliability.

The first phase of work extensively examined the role of various drift region layout RESURF solutions in optimizing the switching performance and electrothermal switching reliability of DeNMOS. Layout RESURF techniques have been used before to optimize the on-resistance and breakdown voltage trade-off; however, the impact of RESURF on gate charge performance and electrothermal switching reliability under unclamped inductive load conditions has not been explored. Therefore, a comprehensive and comparative investigation of drift region engineering using RESURF solutions has been presented to optimize the switching speed, loss, reverse recovery, and gate charge performance. Moreover, the dependence of electrothermal switching reliability on drift region engineering using RESURF techniques with doping optimization has been presented for the first time in this work.

The second phase of work deals with RESURF techniques based on high-k dielectric field plate-based techniques. The high-k dielectric is an efficient RESURF solution that can optimize the on-resistance and breakdown voltage but limits the switching performance of the device due to large surface charge accumulation. The Planar and Trench structure of DeNMOS using a high-k field plate has been

proposed to limit the surface charge accumulation without compromising the RESURF action. As a result, proposed high-k DeNMOS have improved gate charge and reverse recovery performance and high electrothermal switching reliability under UIS conditions.

Finally, in the last phase of work, techniques using body region engineering are presented to enhance unclamped inductive load switching reliability without compromising the mixed signal performance of the device. Avalanche ruggedness and robustness are the key factors that should be optimized to improve UIS reliability. Past research used body region engineering solutions like doping or source contact optimization to reduce the base resistance of parasitic bipolar to suppress the rate of carrier injection from the source and improve the avalanche ruggedness of the device. The proposed body contact and body region engineering solutions presented in this work achieve high avalanche ruggedness and enhanced robustness by improving the thermal stability of the device without compromising the mixed signal performance of the device.

# सार

पावर MOSFET ऐसे उपकरण हैं जो उच्च ड्रेन वोल्टेज का समर्थन कर सकते हैं और सिस्टम के विभिन्न वोल्टेज मॉड्यूल के बीच इन-टरेफेस सर्किट डिजाइन में उपयोग पाते हैं। ड्रेन-एक्सटेंडेड NMOS (DeNMOS) एक कम वोल्टेज पावर MOSFET है जो CMOS प्रक्रिया प्रौद्योगिकी के साथ संगत है और इसका उपयोग इलेक्ट्रॉनिक नियंत्रण इकाइयों में स्विचिंग डिवाइस के रूप में किया जाता है। उच्च-आवृत्ति स्विचिंग अनुप्रयोगों में कुशल प्रदर्शन के लिए, स्विचिंग गति बढ़ाने और स्विचिंग नुकसान को कम करने के लिए DeNMOS के गेट चार्ज को कम किया जाना चाहिए। इसलिए, गेट चार्ज को कम करने वाले समाधानों को शामिल करके DeNMOS को उच्च-स्विचिंग अनुप्रयोगों के लिए अनुकूलित किया गया है। इसके अलावा, अनकलैम्प्ड इंडक्टिव लोड (UIL) की उपस्थिति में बहुत अधिक ड्रेन करंट की स्थिति में पावर डिवाइस स्विचिंग एक गंभीर चिंता का विषय है, जब डिवाइस बंद होने से हीटिंग बढ़ जाती है, जिसके बाद स्पेस चार्ज मॉड्यूलेशन, पुनर्योजी प्रतिक्रिया और अंत में, विनाशकारी थर्मल रनवे जैसी उच्च करंट घटनाएं होती हैं। UIL का स्विचिंग ऑन-टू-ऑफ स्थिति से बॉडी डायोड के माध्यम से ऑफ-स्टेट ड्रेन करंट को डिस्चार्ज करने के लिए पैरासिटिक BJT को चालू करता है। हालाँकि, ऑफ-स्टेट एवा-लांच की उपस्थिति और बाद में स्व-हीटिंग प्रभाव डिवाइस के सुरक्षित टर्न-ऑफ को रोक सकते हैं यदि उच्च करंट प्रभाव प्रभावी हो जाते हैं। यह कार्य डीसी सुरक्षित ऑपरेटिंग क्षेत्र और एवा-लांच विश्वसनीयता से समझौता किए बिना डिवाइस के गेट चार्ज प्रदर्शन और इलेक्ट्रोथर्मल स्विचिंग विश्वसनीयता को अनुकूलित करने के लिए विभिन्न DeNMOS डिजाइन समाधान प्रस्तुत करता है।

कार्य के पहले चरण में DeN-MOS के स्विचिंग प्रदर्शन और इलेक्ट्रोथर्मल स्विचिंग विश्वसनीयता को अनुकूलित करने में विभिन्न ड्रिफ्ट क्षेत्र लेआउट RESURF समाधानों की भूमिका की व्यापक जांच की गई। ऑन-रेजिस्टेंस और ब्रेक-डाउन वोल्टेज ट्रेड-ऑफ को अनुकूलित करने के लिए लेआउट RESURF तकनीकों का उपयोग पहले भी किया जा चुका है; हालाँकि, गेट चार्ज प्रदर्शन और अनकलैम्प्ड इंडक्टिव लोड स्थितियों के तहत इलेक्ट्रो-थर्मल स्विचिंग विश्वसनीयता पर RESURF के प्रभाव का पता नहीं लगाया गया है। इसलिए, स्विचिंग

गति, हानि, रिवर्स रिकवरी और गेट चार्ज प्रदर्शन को अनुकूलित करने के लिए RESURF समाधानों का उपयोग करके ड्रिफ्ट क्षेत्र इंजीनियरिंग की एक व्यापक और तुलनात्मक जांच प्रस्तुत की गई है। इसके अलावा, डोपिंग अनुकूलन के साथ RESURF तकनीकों का उपयोग करके ड्रिफ्ट क्षेत्र इंजीनियरिंग पर इलेक्ट्रोथर्मल स्विचिंग विश्वसनीयता की निर्भरता को इस काम में पहली बार प्रस्तुत किया गया है।

कार्य का दूसरा चरण हाई-के डाइइलेक्ट्रिक पर आधारित RESURF तकनीकों से संबंधित है। हाई-के डाइइलेक्ट्रिक एक कुशल RESURF समाधान है जो ऑन-रेजिस्टेंस और ब्रेकडाउन वोल्टेज को अनुकूलित कर सकता है लेकिन बड़े सतह चार्ज संचय के कारण डिवाइस के स्विचिंग प्रदर्शन को सीमित कर देता है। हाई-के फ़ील्ड प्लेट का उपयोग करके DeNMOS की प्लेनर और ट्रेंच संरचना बनाई गई है। RESURF कार्रवाई से समझौता किए बिना सतह चार्ज संचय को सीमित करने का प्रस्ताव प्रस्तुत किया गया है। परिणामस्वरूप, प्रस्तावित हाई-के DeNMOS ने UIS शर्तों के तहत गेट चार्ज और रिवर्स रिकवरी प्रदर्शन और उच्च इलेक्ट्रोथर्मल स्विचिंग विश्वसनीयता में सुधार किया है।

काम के अंतिम चरण में, डिवाइस के मिश्रित सिग्नल प्रदर्शन से समझौता किए बिना अनक्लैम्पड इंडक्टिव लोड स्विचिंग विश्वसनीयता को बढ़ाने के लिए बॉडी रीजन इंजीनियरिंग का उपयोग करने वाली तकनीकों को प्रस्तुत किया जाता है। अवालांचे रुग्गदनेस और रोबस्टनेस प्रमुख कारक हैं जिन्हें UIS विश्वसनीयता में सुधार के लिए अनुकूलित किया जाना चाहिए। पिछले शोध में स्रोत से इलेक्ट्रॉन इंजेक्शन की दर को दबाने और डिवाइस की अवालांचे रुग्गदनेस में सुधार करने के लिए पैरासिटिक BJT के प्रभाव को कम करने के लिए डोपिंग या स्रोत संपर्क अनुकूलन जैसे बॉडी क्षेत्र इंजीनियरिंग समाधान का उपयोग किया गया था। इस कार्य में प्रस्तुत प्रस्तावित बॉडी संपर्क और बॉडी क्षेत्र इंजीनियरिंग समाधान डिवाइस के मिश्रित सिग्नल प्रदर्शन से समझौता किए बिना डिवाइस की थर्मल स्थिरता में सुधार करके उच्च एवा-लांच रुग्गदनेस और बड़ी हुई रोबस्टनेस प्राप्त करते हैं।

# Contents

Certificate .....	i
Acknowledgements .....	iii
Abstract.....	v
List of Figures.....	xiii
List of Tables.....	xxiii
List of Symbols.....	xxv
<b>1 Introduction to Drain-extended NMOS Design and Switching Analysis.....</b>	<b>1</b>
1.1 Background.....	1
1.2 RESURF: Reduced Surface Field Effect.....	6
1.3 Transient Switching Performance and Reliability Parameters.....	10
1.3.1 Gate charge performance.....	11
1.3.2 Reverse Recovery Performance.....	13
1.3.3 Switching Reliability.....	15
1.4 Aim and Objective.....	19
1.5 Approach and Methodology.....	20
1.6 Thesis Outline.....	21
References.....	23

<b>2</b>	<b>Drift Region RESURF Solutions.....</b>	<b>30</b>
2.1	Introduction .....	30
2.2	Device structure and simulation set-up.....	32
2.3	DeNMOS Design and Optimization.....	34
2.3.1	Impact of Gate Charge Optimization.....	35
2.3.2	Drift Region Layout Optimization.....	36
2.3.3	Drift Region Doping Optimization.....	39
2.4	Simulation Results and Comparison.....	42
2.4.1	Avalanche Behaviour Analysis.....	42
2.4.1.1	Dynamics of Bipolar Triggering.....	45
2.4.1.2	Dynamics of Thermal Runaway.....	46
2.4.2	Switching Performance Analysis.....	49
2.5	RESURF Impact on Isothermal Current Dynamics.....	52
2.6	Electrical Analysis and Snapback Dynamics.....	54
2.7	AC Analysis of RESURF Devices.....	57
2.7.1	Total Gate Capacitance C <sub>gg</sub> .....	57
2.7.2	Gate to drain Coupling Capacitance C <sub>gd</sub> .....	59
2.7.3	Total Drain Capacitance C <sub>dd</sub> .....	60
2.8	Transient Analysis.....	61
2.8.1	Isothermal Unclamped Inductive Switching (UIS).....	61
2.8.2	Reverse Recovery Behaviour.....	62
2.8.3	CMOS Level Shifter Application.....	64
2.9	Conclusion.....	65
	References.....	67
<b>3</b>	<b>High-K RESURF Solutions.....</b>	<b>72</b>
3.1	Introduction.....	72
3.2	High-K DeNMOS Concept and Simulation Set-up.....	74
3.3	ON-state DC Analysis.....	78
3.4	OFF-state DC Analysis.....	80
3.5	Switching Performance Analysis.....	84
3.6	Electrothermal Switching Reliability.....	88
3.7	Conclusion.....	96

References.....	98
<b>4 Avalanche Ruggedness and Robustness Co-Optimization.....</b>	<b>102</b>
4.1 Introduction.....	102
4.2 Body Contact Engineering.....	104
4.2.1 Design Concept and Simulation Set-up.....	104
4.2.2 DC Electrical Analysis.....	106
4.2.3 Transient Electrothermal Analysis.....	108
4.2.3.1 Body Layout Optimization.....	113
4.2.3.2 External Body Resistance and Bias Optimization.....	116
4.2.3.3 Body vs Drift Region Optimization.....	119
4.3 Body Region Engineering.....	120
4.3.1 Design Concept and Simulation Setup.....	120
4.3.2 Results and Discussions.....	120
4.4 Conclusion.....	128
References.....	130
<b>5 Summary of Results, Conclusion and Future Scope.....</b>	<b>134</b>
5.1 Summary and conclusion.....	134
5.2 Future scope.....	136
<b>Publication list.....</b>	<b>137</b>
<b>Authors Bio-data.....</b>	<b>139</b>

# List of Figures

1.1	Classification of power semiconductor devices according to fabrication and layout.....	2
1.2	Classification of power semiconductor devices according to power capacity and operating frequency range .....	3
1.3	Classification of power semiconductor devices according to current and voltage rating of system.....	4
1.4	Drain extended NMOS structure indicating the P-well and N-well regions. N-well is the drift region which supports high drain voltage. Drift region without RESURF solution is susceptible high electric field near gate edge.....	5
1.5	(a) DeNMOS without RESURF observes peak impact ionization near gate edge and (b) extended gate act as field plate over the drift region modulating the surface electric field and shifting the peak impact ionization inside bulk.....	7
1.6	Layout RESURF solutions for DeNMOS in (a) conventional device using extended gate as field plate, (b) P-top device using surface implant near gate edge, (c) Split gate device using grounded split gate as field plate, (d) STI device with split gate using shallow trench isolation near edge of split gate.....	8
1.7	(a) Conventional DeNMOS. High-K RESURF solutions for DeNMOS in (a) Planar structure using P+ doped polysilicon as field plate and (b) Trench structure using N+ doped polysilicon with STI.....	8
1.8	(a) Test set-up and (b) calculated gate charge parameters for conventional DeNMOS with extended gate-to-drain overlap length of 200 nm and gate charge optimized DeNMOS after scaling the gate-to-drain overlap length to 50 nm.....	12

1.9	(a) Output characteristics shows degradation of SOA in absence of extended gate as RE-SURF and (b) a significant rise of substrate is observed after reducing the extended gate-to-drain overlap length from 200 nm to 50nm .....	12
1.10	(a) Clamped inductive load test set-up to evaluate the reverse recovery parameters of DUT Q2 and (b) Q2 drain current waveform indicating its reverse recovery parameters.....	13
1.11	Drain current snapback behaviour at high current and temperature conditions. Sequence of events are indicated as: (a) P/N junction breakdown, (b) Parasitic BJT trigger causing drain current snapback and (c) second breakdown near drain after high temperature hot-spot shifted from P/N junction towards drain.....	15
1.12	(a) UIL switching simulation test circuit to analyze the impact of electrical snapback and thermal snapback on transient switching reliability. Input gate pulse width and drain bias conditions have been arranged accordingly to study UIS reliability after (b) electrical and (c) thermal snapback.....	16
1.13	UIL switching waveform indicating time evolution of drain current with maximum junction temperature after (a) electrical snapback (b) thermal snapback.....	17
2.1	DeNMOS structures (a) conventional (DeNMOS_C), (b) with P type surface implant near gate edge (P-Top), (c) with Split gate (SG) without STI (SG_NonSTI), and (d) with Split gate and STI of varying depths: 150 nm (SG_STI_150), 250 nm (SG_STI_250) and 350 nm (SG_STI_350). Source-to-drain pitch of all the structures are same. B is Body and S refers to Source contact.....	31
2.2	Calibration of models used in TCAD simulations for DeNMOS devices (a) I-V characteristics and (b) breakdown behaviour.....	31
2.3	Gate charge waveform i.e., gate voltage versus time plot when a constant current (10 $\mu$ A) forced into the gate electrode at a drain voltage of 5 V [6] is plotted for the conventional DeNMOS with $L_{OV} = 200$ nm and gate scaled DeNMOS with $L_{OV} = 50$ nm.....	33

2.4	Comparison of DeNMOS_C ( $L_{OV}=200$ nm) and gate overlap length scaled DeNMOS ( $L_{OV}=50$ nm) (a) Output characteristic (b) Substrate current variation with gate voltage. Impact ionization rate (IIR) contour plot with potential lines for (c) DeNMOS_C (d) $L_{OV\_50}$ , at $V_{GS}=1.2$ V and $V_{DS}=5$ V.....	34
2.5	Electrical field distribution for (a) $L_{OV\_50}$ (b) DeNMOS_C, and Total current density distribution of (c) $L_{OV\_50}$ (d) DeNMOS_C, at $V_{DS}=5$ V and $V_{GS}=1.2$ V.....	35
2.6	Contour plot of Impact Ionization rate (IIR) ( $cm^{-3}s^{-1}$ ) and its peak location at $V_{DS}=5$ V and $V_{GS}=1.2$ V for (a) DeNMOS_C, (b) P-Top, and (c) Split Gate NonSTI (SG_NonSTI). SG_STI with different STI depths (d) SG_STI_150, (e) SG_STI_250, and (f) SG_STI_350. (g) Output characteristics showing improvement in SOA after layout optimization.....	37
2.7	Impact Ionization Rate (IIR) near lateral Si/SiO <sub>2</sub> interface across cutline C (refer to Fig. 6) for (a) P-Top (b) SG_NonSTI (c) SG_STI_150 (e) SG_STI_250 and (g) SG_STI_350. IIR near slanted Si/SiO <sub>2</sub> interface across cutline (d) E1 for SG_STI_150, (f) E2 for SG_STI_250 and (h) E3 for SG_STI_350. Drift region doping dose and energy are varied such that, Dose (D) is $0.5 \times 10^{13}$ , $1 \times 10^{13}$ , and $1.5 \times 10^{13}$ in $cm^{-2}$ and Energy (E) is 300, 400 and 500 in KeV. Reference doping dose is $1 \times 10^{13}$ $cm^{-2}$ and energy is 400 KeV (labelled as D1_E400). All curves are plotted at DC bias of $V_{DS}=5$ V $V_{GS}=1.2$ V. Surface IIR rate for all the cases is compared with DeNMOS_C. Location of C1 and C2 is marked in Fig. 2.7(a) which is common for split gate, P-Top and STI devices. Cutlines E1, E2 and E3 are indicated in inset of Fig. 2.7(d),(f) and (h).....	39
2.8	DC electrical characteristics of all the DeNMOS structure for different combinations of drift region implants doping dose and energy (a) ON resistance, (b) OFF state breakdown voltage, (c) output resistance and (d) threshold voltage. Reference doping for all layout modified DeNMOS is same as DeNMOS_C doping and corresponds to a doping dose of $1 \times 10^{13}$ $cm^{-2}$ and energy of 400 KeV (D1_E400).....	40
2.9	Plots comparing optimized DeNMOS structures for (a) Output characteristics (b) Substrate current (c) Impact ionization rate (IIR) (corresponding cutlines C as shown in Fig. 6), at a DC bias of $V_{DS}=5$ V and $V_{GS}=1.2$ V.....	42

2.10	(a) Test circuit for Unclamped Inductive Switching (UIS). UIS waveforms for (b) maximum junction temperature, (c) drain current and (d) drain voltage when device is turned OFF from ON state.....	43
2.11	Presence of strong parasitic NPN BJT at $T=3 \mu\text{s}$ in (a) DeNMOS_C, (b) P-Top, and (c) SG_NonSTI (d) SG_STI_350.....	44
2.12	Suppression of parasitic NPN BJT at $T=5 \mu\text{s}$ in (a) DeNMOS_C, (b) P-Top, and (c) SG_NonSTI (d) SG_STI_350.....	44
2.13	Shift of high temperature hot-spot from P/N junction towards drain of DeNMOS_C in (a) and (c). (b) Current density of parasitic NPN BJT and (d) high current density due to current crowding and filamentation.....	46
2.14	(a) Evolution of electric field near drain diffusion at point A (N+/N-well interface). (b) Location of point A in NonSTI (DeNMOS_C, P-Top, SG_NonSTI) and STI (SG_STI_150, SG_STI_250, SG_STI_350) devices. ....	47
2.15	Comparison of UIS waveform drain current for RESURF optimized DeNMOS structures with and without doping optimization. ....	47
2.16	(a) Test circuit to calculate the gate charge (b) Gate charge waveform of all the DeNMOS after drift region optimization when a constant current of $10 \mu\text{A}$ forced into gate electrode at $V_D=5 \text{ V}$ .....	48
2.17	Percentage reduction in (a) gate to drain coupling charge $Q_{gd}$ and (b) total gate charge $Q_g$ , with respect to $Q_{gd}$ and $Q_g$ of DeNMOS_C.....	49
2.18	(a) Switching delay waveform for inverter circuit shown in inset and (b) percentage reduction in switching delay of optimized devices.....	49
2.19	Percentage improvement in (a) $\text{FoM1} = R_{ON} \times Q_{gd}$ (b) $\text{FoM2} = R_{ON} \times Q_g$ and percentage reduction of (c) $\text{FoM3} = V_{BD} / R_{ON}$ (d) Baliga FoM (BFoM) = $V_{BD}^2 / R_{ON}$ , with respect to DeNMOS_C.....	50
2.20	Isothermal analysis of Drain extended NMOS structures (a) conventional (DeNMOS_C), (b) surface implant near gate edge (P-Top), and (c) source connected split-gate structure (SG_NonSTI) for high current snapback behaviour, reverse recovery performance and unclamped inductive switching.....	51

2.21	(a) Output characteristics at $V_{GS}=1.2$ and $V_{GS}=0.7$ V, (b) breakdown voltage observed when drain current is 0.1mA., and (c) Extracted DC parameters : $R_{ON}$ , $V_{BD}$ , $V_{th}$ , $I_{dsat}$ for all the devices under investigation ( $V_{th}$ and $I_{dsat}$ are observed at operating drain voltage of 5V). .....	52
2.22	Isothermal snapback characteristics indicating parasitic BJT trigger and subsequent regenerative current generation at higher drain current.....	52
2.23	Off-state P/N junction breakdown deep inside the bulk for (a) C_DeNMOS at $V_{DS}=10V$ , (b) P-Top at $V_{DS} = 11V$ , and (c) SG_NonSTI at $V_{DS} = 11.2V$ .....	54
2.24	Avalanche injection of carriers due to parasitic BJT trigger and subsequent space charge modulation in (a) (b) C_DeNMOS, (c) (d) P-Top, and (e) (f) SG_NonSTI.....	55
2.25	(g) On-state high drain current characteristics indicating lowest SOA for C_DeNMOS because of early trigger of parasitic BJT.....	56
2.26	Total gate capacitance is indicated as (a) $C_{gg}$ as a function of gate bias at $V_{DS} = 0V, 1V, 5V$ . (b) $C_{gg}$ as a function of drain bias at $V_{GS} = 0V, 0.8V 1.2V$ .....	57
2.27	Gate-to-drain coupling capacitance is indicated as (a) $C_{gd}$ as a function of gate bias at $V_{DS} = 0V, 1V, 5V$ , and (b) $C_{gd}$ as a function of drain bias at $V_{GS} = 0V, 0.8V 1.2V$ .....	57
2.28	Total drain capacitance is indicated as (a) $C_{dd}$ as a function of gate bias at $V_{DS} = 0V, 1V, 5V$ . (b) $C_{gg}$ as a function of drain bias at $V_{GS} = 0V, 0.8V 1.2V$ .....	59
2.29	(a) Test circuit to perform unclamped inductive switching (UIS) analysis at $V_{DD} = 9V$ for an input gate pulse with $V_{GS}=1.2V$ . (b) UIS waveform indicating input gate voltage pulse, drain current waveform when device switches from on-state to off-state and drain voltage transients when gate voltage reduces to turn-off the device.....	61
2.30	(a) Test circuit used to perform reverse recovery analysis. Q2 is DeNMOS used as clamping diode across load inductor L, (b) reverse recovery waveform with RR performance parameters, and (c) reverse recovery current waveform of Q2 indicating drain current flowing through body diode of Q2 when Q1 starts to turn-on from off-state.....	62

2.31	(a) CMOS Level shifter circuit using DeNMOS/DePMOS [2], (b) level shifter input gate pulse and output drain voltage waveform at maximum operating frequency for Conventional, Surface-implant, and split-gate DeNMOS structures, and (c) internal nodes voltage waveform indicating improvement in turn-on and turn-off delay for gate charge optimized devices.....	64
3.1	DeNMOS structures investigated in this work (a) conventional DeNMOS (C_DeNMOS) with $L_{OV} = 200$ nm, (b) planar structure with P+ polysilicon field plate (FP) and $L_{OV} = 50$ nm, and (c) trench structure with N+ polysilicon field plate (FP), shallow trench isolation below FP and $L_{OV} = 50$ nm. Insulator-top is used in modified structure over the drift region. SiO <sub>2</sub> is low-k dielectric and HfO <sub>2</sub> is high-k dielectric.....	74
3.2	(a) Dimension in $\mu\text{m}$ and doping profile of conventional DeNMOS (C_DeNMOS). Doping profile and source-to-drain pitch of modified structures is same as C_DeNMOS (b) Dimension and layout over the drift region (N-well) is indicated for C_DeNMOS, Planar and Trench DeNMOS structures using locations C1, C2, and C3 as follows: C1- active gate edge of modified structure ( $L_{OV} = 50$ ), C2- active gate edge of conventional device ( $L_{OV} = 200$ ), C3- edge of insulator-top. Location P is source/P-well interface. X1 is the surface cutline 1nm below Silicon/Gate-oxide interface in drift region. X2 is cutline 5nm below surface (c) $R_{ON}$ , $V_{BD}$ and $V_{th}$ of devices under study.....	76
3.3	Output characteristics at (a) Gate voltage ( $V_{GS}$ ) = 1.2V (b) Gate voltage ( $V_{GS}$ ) = 0.7V.....	78
3.4	Surface cutline plot below across oxide/silicon interface at X1 indicating the impact ionization rate (IIR) at (a) $V_{GS} = 1.2\text{V}$ (b) $V_{GS} = 0.7\text{V}$ . and $V_{DS} = 5\text{V}$ .....	78
3.5	(a) Maximum band-to-band tunneling (BTBT) rate as a function of drain bias, and (b) drain leakage current as a function of drain bias.....	79
3.6	Band-to-band tunneling (BTBT) rate profile at $V_{DS} = 5\text{V}$ and $V_{GS} = 0\text{V}$ for (a) C_DeNMOS (b) SiO <sub>2</sub> -Planar (c) HfO <sub>2</sub> -Planar (d) SiO <sub>2</sub> -Trench (e) HfO <sub>2</sub> -Trench. (Zoomed-in view of the surface BTBT is shown; y scale is zoomed 3 times more than x scale to show the BTBT rate).....	80

3.7	Energy band plot showing conduction and valence band at cutline C [see Fig. 2(a)] to compare band bending at active edge of (a) HfO <sub>2</sub> -Planar and SiO <sub>2</sub> -Planar (b) HfO <sub>2</sub> -Trench and SiO <sub>2</sub> -Trench structures, with C_DeNMOS.....	81
3.8	Electric field distribution with electrostatic potential contour plots a) C_DeNMOS (b) SiO <sub>2</sub> -Planar (c) HfO <sub>2</sub> -Planar (d) SiO <sub>2</sub> -Trench (e) HfO <sub>2</sub> -trench. Surface plot across cutline C [see Fig. 2(a)] indicating 2D distribution of (f) total current density and (g) impact ionization rate (IIR). All results correspond to V <sub>DS</sub> =5V and V <sub>GS</sub> =0V.....	82
3.9	(a) Gate charge waveform, (b) gate charge test circuit and gate charge parameters calculation. Gate-to-drain coupling capacitance (C <sub>gd</sub> ) as a function of (c) gate bias (d) drain bias.....	83
3.10	(a) Test circuit for clamped inductive switching to analyze switching performance of Q1 and reverse recovery behavior of Q2, (b) switching waveform of Q1 indicating its input gate pulse V <sub>GS</sub> and output drain pulse V <sub>DS</sub> , (c) Turn-on waveform, and (d) Turn-off waveform. Calculated T <sub>OFF</sub> and T <sub>ON</sub> delay values are indicated in Table 3.2.....	84
3.11	Reverse current waveform for Q2. Reverse recovery parameters are Q <sub>rr</sub> , I <sub>rr</sub> , T <sub>rr</sub> and their values are indicated in Table I.....	86
3.12	(a) Turn-off and Turn-on switching loss is calculated as area under the curve indicated as E <sub>OFF</sub> and E <sub>ON</sub> in inset (b) Percentage improvement in total switching energy loss (E <sub>TOTAL</sub> = E <sub>OFF</sub> + E <sub>ON</sub> ) in comparison to C_DeNMOS at different frequency of operation.....	86
3.13	Drain voltage snapback characteristics under electrothermal conditions indicating parasitic BJT trigger voltage (V <sub>t1</sub> ) and second breakdown current (I <sub>2</sub> ) of C_DeNMOS, HfO <sub>2</sub> -Planar/Trench and SiO <sub>2</sub> -Planar/Trench.....	87
3.14	(a) Input gate pulse supplied to UIS test circuit shown in inset at a drain supply voltage of V <sub>DD</sub> = 9V/5V for Set I, II and III analysis. Set I UIS waveform indicating (b) drain current with inset showing the drain current peak value, (c) maximum junction temperature, and (d) drain voltage, when devices are tuned-off from on-state.....	89
3.15	Set II UIS analysis at V <sub>DD</sub> =9V and input gate pulse shown in Fig. 7(a) (a) Drain current with same peak value during device turn-off. (b) Maximum junction temperature with inset1 indicating T <sub>max</sub> plot and inset2 showing the lattice temperature contour plots at T=7 μs for C_DeNMOS and SiO <sub>2</sub> -Planar.....	91

3.16	Set II UIS waveform indicating time evolution of (a) maximum displacement current density, and (b) conduction band energy (CBE) at Source/P-well junction (location P in Fig. 2(b)).	91
3.17	Voltage snapback characteristics under electrothermal conditions for (a) HfO <sub>2</sub> -Planar/Trench (c) HfO <sub>2</sub> -Planar/Trench with Drain engineering (e) HfO <sub>2</sub> -Planar/Trench with Drift engineering. Set III UIS waveform indicating transient current and maximum junction temperature at V <sub>DD</sub> = 5V and longer input gate pulse of width 9 μs for (b) HfO <sub>2</sub> -Planar/Trench (d) HfO <sub>2</sub> -Planar/Trench with Drain engineering (e) HfO <sub>2</sub> -Planar/Trench with Drift engineering. DL_engg and DR_engg in figures corresponds to increase in drain (DL) and drift (DR) region length by 400 nm.	93
3.18	Set III UIS analysis. Lattice temperature contour plot at T= 15 μs (a) C_DeNMOS, (b) HfO <sub>2</sub> -Planar, (c) HfO <sub>2</sub> -Trench, (d) HfO <sub>2</sub> -Planar-DL_engg., (e) HfO <sub>2</sub> -Trench-DL_engg., (f) HfO <sub>2</sub> -Planar_DR_engg., and (g) HfO <sub>2</sub> -Trench_DR_engg. DL_engg and DR_engg corresponds to increase in drain (DL) and drift (DR) region length by 400 nm.	94
3.19	Set III UIS analysis. Current density plot across horizontal cutline X2 indicating current crowding at source and drain at T= 15 μs. C_DeNMOS current density is compared with (a) HfO <sub>2</sub> -Planar and HfO <sub>2</sub> -Trench, (b) HfO <sub>2</sub> -Planar-DL_engg. and HfO <sub>2</sub> -Trench-DL_engg., and (c) HfO <sub>2</sub> -Planar_DR_engg. and HfO <sub>2</sub> -Trench_DR_engg.	95
4.1	Conventional DeNMOS (C_DeNMOS) indicating the layout optimization parameters for L <sub>BODY</sub> , L <sub>DRIFT</sub> and L <sub>DRAIN</sub> DeNMOS. Respective layout lengths are increased by 150 nm for the layout optimized DeNMOS compared to C_DeNMOS.	104
4.2	(a) UIL switching simulation test circuit to analyze the impact of input gate pulse width and drain bias conditions to study UIL switching reliability after electrical/thermal snap-back conditions in (b) case 1 and (c) case 2.	104
4.3	(a) Transfer characteristics, (b) output characteristics, (c) drain current and transconductance as a function of gate voltage at V <sub>D</sub> =0.1V, and (d) electric field distribution plot at V <sub>D</sub> =0.1V and V <sub>G</sub> =1.2V.	105
4.4	(a) Electrostatic potential plot with contour lines, (b) electric field at cutline C1 across N-drift/P-substrate junction, and (c) electric field at cutline C2 across P-body/N-drift junction.	106

- 4.5 UIL switching waveform for case 1 indicating time evolution of (a) drain current with maximum junction temperature, (b) drain to source voltage, (c) conduction band energy at source/P-well interface at location S [refer to Fig. 4.1], and (d) electric field near drain diffusion edge at location D [refer to Fig. 4.1].....108
- 4.6 UIL switching waveform for case 2 indicating time evolution of (a) drain current with maximum junction temperature, (b) drain to source voltage, (c) conduction band energy at source/P-well interface at location S [refer to Fig. 4.1], and (d) electric field near drain diffusion edge at location D [refer to Fig. 4.1].....109
- 4.7 Comparison of C\_DeNMOS and L<sub>BODY</sub> off-state high current dynamics.....110
- 4.8 UIL switching analysis under electrical snapback condition comparing physical attributes of C\_DeNMOS and L<sub>BODY</sub> using plots of total current density at (a) T = 4 μs and (b) T= 10 μs. All plots are extracted from case 1 UIL waveform in Fig. 4.5(a).....111
- 4.9 UIL switching analysis under electrical snapback condition comparing physical attributes of C\_DeNMOS and L<sub>BODY</sub> using plots of impact ionization with electrostatic potential contour lines at (a) T = 4 μs and (b) T= 10 μs. All plots are extracted from case 1 UIL waveform in Fig. 4.5(a).....112
- 4.10 UIL switching analysis under thermal snapback condition to compare physical attributes of C\_DeNMOS and L<sub>BODY</sub> using plots of total current density at (a) T = 10 μs and (b) T= 18 μs. All plots are extracted from case 2 UIL waveform in Fig. 4.6(b).....113
- 4.11 UIL switching analysis under thermal snapback condition to compare physical attributes of C\_DeNMOS and L<sub>BODY</sub> using plots of impact ionization with electrostatic potential contour lines at (c) T= 10 μs and (d) T=18 μs. All plots are extracted from case 2 UIL waveform in Fig. 4.6(b).....114
- 4.12 UIL switching waveform indicating the drain current for (a) case 1 (b) case 2, and the maximum junction temperature for (c) case 1 (d) case 2 when body resistance (R<sub>BODY</sub>) is varied.....116
- 4.13 UIL switching waveform indicating the drain current for (a) case 1(b) case 2, and the maximum junction temperature for (c) case 1 (d) case 2 when body bias (V<sub>BODY</sub>) is varied.....117

- 4.14 UIL switching waveform indicating drain current for (a) case 1 (b) case 2 conditions comparing C\_DeNMOS with body, drain and drift layout optimized DeNMOS.....119
- 4.15 (a) Conventional DeNMOS (C\_DeNMOS) and (b) P-type trench gate DeNMOS (PTG\_DeNMOS). P-type trench gate (PTG) is placed between body (B) and source (S) contact. PTG contact P is connected with grounded contact S. B contact is also connected to ground.121
- 4.16 Calibration of DeNMOS devices (a) I-V characteristics (b) breakdown behavior.....121
- 4.17 (a) Output characteristics and (b) Transfer characteristics.....122
- 4.18 UIS simulation set-up with input gate pulse ( $V_{GATE}$ ).....122
- 4.19 (a) UIS drain current waveform for different peak drain current density ( $I_P$  at  $t=2 \mu s$ ). (b) UIS drain voltage waveform for different peak drain current density.....123
- 4.20 UIS waveform at peak drain current of  $I_{P4}$  indicating (a) drain current and (b) maximum junction temperature ( $T_{MAX}$ ).....124
- 4.21 Lattice heat flux (IHeatflux) time evolution at contacts S and P. IHeatflux contour plot at  $t=5 \mu s$  for (b) C\_DeNMOS, (c) PTG\_DeNMOS, and (d) PTG-Iso\_DeNMOS.....124
- 4.22 UIS waveform indicating (a) maximum displacement current density at P-body/N-drift junction and (b) avalanche generation rate near drain edge at location D [see Fig. 4.15]..125
- 4.23 Current density ( $A \times cm^{-2}$ ) and potential lines contour plot of (a)-(c) C\_DeNMOS, (d)-(f) PTG\_DeNMOS and (g)-(i) PTG-Iso\_DeNMOS at different time instants.....126

# List of Tables

2.1 DeNMOS structures parameters and layout.....	32
2.2 DC parameters of DeNMOS after layout and doping optimization.....	41
3.1 Details of DeNMOS device under study.....	74
3.2 Transient switching parameters.....	86
3.3 Details on different sets of UIS simulation set-up.....	89
4.1 DeNMOS device design physical parameters.....	122

# List of Symbols

$C_{OX}$	Oxide capacitance
$C_{gg}$	Total gate capacitance
$C_{gd}$	Gate-to-drain capacitance
$C_{dd}$	Total drain capacitance
$C_{gs}$	Gate-to-source capacitance
DeMOS	Drain-extended Metal Oxide Semiconductor
DeNMOS	Drain-extended N-type Metal Oxide Semiconductor
DePMOS	Drain-extended P-type Metal Oxide Semiconductor
$G_m$	Transconductance
$I_{ON}$	Drain current in presence of VGS
$I_{OFF}$	Drain current in absence of VGS
$I_{rr}$	Reverse recovery current of DeMOS
$L_{OV}$	Gate-to-drain overlap length
$L_{CH}$	Inversion channel length
MOS	Metal Oxide Semiconductor
MOSFET	Metal Oxide Semiconductor Field Effect Transistor
$Q_g$	Total gate charge
$Q_{gs}$	Gate-to-drain coupling charge
$Q_{rr}$	Reverse recovery charge
$R_{ON}$	ON-state resistance of DeMOS
$R_{OUT}$	Output resistance of DeMOS
STI	Shallow Trench Isolation
$T_{rr}$	Reverse recovery time

$T_{\text{ox}}$	Gate oxide thickness
UIS	Unclamped Inductive Switching
UIL	Unclamped Inductive Load
$V_{\text{DD}}$	Supply voltage to drain
$V_{\text{GS}}$	Input voltage to gate
$V_{\text{th}}$	Threshold voltage