

PHYSICAL MODELLING AND CHARACTERISATION
OF DOUBLE-DIFFUSED PLANAR TRANSISTORS

by

T.N. BASAVARAJ

Thesis submitted to the Indian Institute of Technology, Delhi
for the award of the Degree of
DOCTOR OF PHILOSOPHY

Department of Physics
Indian Institute of Technology, Delhi

June, 1975

ACKNOWLEDGEMENTS

It is a matter of utmost pleasure to express my gratitude to Prof. A.B. Bhattacharyya who initiated the programme for the present thesis and introduced me to the various problems in bipolar transistor modelling. His enthusiasm was simply infectious and without his personal touch and inspiration the work possibly could not have reached the present state of completion. Any compliment to him can only be inadequate.

I also take this opportunity to sincerely thank Prof. M.S.Sodha, Dean of Postgraduate Studies & Research, who was always a source of encouragement to me and who never failed in his appreciation for even humble efforts on my part.

I wish to express my sincere thanks to Mr. A. Srivastav, Mr. A.Jain, Mr. S.Saxena and Mr. S.Jindal for many helpful discussions and kind cooperation in carrying out important measurements. My sincere thanks are also due to Dr.V.Nagarajan, Dr. M.L.Gupta, Mr. R.Natarajan, Mr. R.K.Nahar, Mr. R.K.Sood, Mr. P.Sudhakar and Mr. R.B. Gangadhar for their keen and sustained interest shown in the project.

I also thank Mr. T.N.Gupta for his superb typing of the manuscript with care and interest. Thanks are due

to my brother Mr. T.N.Shivakumar who prepared figures nicely.

I would like to express my appreciation to the Council of Scientific and Industrial Research, India and to the Ministry of Defence, India for the financial assistance which made this work possible.

Lastly, I have a duty to pay a humble respect to my parents who spared me to devote my time and attention to my research with a considerable amount of deprivation and strain for themselves even when they required me most.

CONTENTS

CHAPTER		Page
I	INTRODUCTION AND SCOPE OF THE WORK	1
II	IMPURITY PROFILES OF DOUBLE-DIFFUSED PLANAR TRANSISTORS	
	2.1 Introduction	9
	2.2 Two-step Diffusion Profile	10
	2.3 Approximation to Two-step Diffusion Profile	12
	2.4 Impurity Distribution of Sidewall Junctions	16
	2.5 Deviations of Practical Impurity Profiles from a Gaussian Function	18
	2.6 Conclusion	20
III	IMPURITY PROFILE DETERMINATION OF SINGLE-DIFFUSED P-N JUNCTIONS	
	3.1 Introduction	22
	3.2 Exponential Impurity Profile Model	26
	3.3 Capacitance in Terms of Process Parameters	30
	3.4 Fractional Depletion-layer Thickness	33
	3.5 Determination of N and L from Capacitance Measurements (method I and II)	35
	3.6 Determination of N, L and Stray Capacitance C_s (Method III)	44
	3.7 Determination of N, L and C_s considering Sidewall Junction (Method IV)	49
	3.8 Accuracy of the Exponential Approximation	53

	3.9 Comment on the Method Suggested by Sirsi et al.	55
	3.10 Conclusion	59
IV	TRANSITION CAPACITANCE OF DOUBLE- DIFFUSED P-N JUNCTIONS (EMITTER JUNCTIONS)	
	4.1 Introduction	62
	4.2 General Solution to Poisson's Equation using Practical Impurity Profiles	64
	4.3 Double-Exponential Approximation	69
	4.4 Fractional Depletion-layer Thickness	72
	4.5 Sidewall Junction Capacitance at Reverse Bias	73
	4.6 Sidewall Junction Capacitance at Forward Bias	77
	4.7 Conclusion	80
V	BASE TRANSPORT CHARACTERISTICS CONSIDERING THE RETARDING FIELD	
	5.1 Introduction	82
	5.2 Continuity Equation	86
	5.3 Mobility Approximation	88
	5.4 J_c - V_{eb} Relation	91
	5.5 Emitter Sidewall Injection Current	95
	5.6 Base Transit Time	99
	5.7 Conclusion	104
VI	TRANSISTOR CURRENT GAIN CONSIDERING SURFACE RECOMBINATION VELOCITY	
	6.1 Introduction	106
	6.2 Effect of Surface Recombination Velocity 'S'	109

6.3	Calculation of Current Gain	116
6.4	Comment on Recent Works by Mertens et al. and Kannan	119
6.5	Conclusion	123
VII	EXPERIMENTAL DETERMINATION OF PHYSICAL MODEL PARAMETERS	
7.1	Introduction	125
7.2	Stray Capacitance due to Encapsulation	129
7.3	(a) Collector Capacitance Measurement	133
	(b) Determination of N_c (the background collector carrier concentration), L (the characteristic length of the base profile) and r_{jc} (the collector junction depth) for planar transistors.	135
	(c) Collector Breakdown Voltage	135
	(d) Results for EC-43, BC-108 and CIL-513 Transistors.	137
7.4	Emitter Capacitance Measurement	141
7.5	Epitaxial Layer Thickness and r_{cc}	143
7.6	Collector Current Constant J_o	145
7.7	Iterative Procedure for Base Width Determination	145
7.8	Comparison of the Present Modelling Approach with that of Thomas and Boothroyd.	147
7.9	Results of the Experiments	149
7.10	Conclusion	150
VIII	CONCLUSION	
8.1	General Conclusions	155
8.2	Suggestions for Further Work	159

APPENDIX-A:	Approximation to Erfc	162
B:	Illustrations for the Determination of N and L	164
C:	Estimation of Junction Capacitances from Terminal Measurements	167
D:	Measurement of Base Transit Time and r_{cc}	169
REFERENCES		175

REPRINTS OF THE PUBLISHED PAPERS