

STUDIES IN ANALOG VLSI IMPLEMENTATION OF NEURAL NETWORKS

by

KAUSHIK SAHA

Department of Electrical Engineering

*Thesis submitted
in fulfilment of the requirements
of the degree of
DOCTOR OF PHILOSOPHY*



to the

INDIAN INSTITUTE OF TECHNOLOGY, DELHI

JANUARY, 1996

CERTIFICATE

This is to certify that the dissertation titled "Studies In Analog VLSI Implementation Of Neural Networks", which is being submitted by Mr. Kaushik Saha to the Indian Institute of Technology, Delhi, is a record of the bona fide research work carried out by him under our guidance and supervision.


It is our opinion that this dissertation has reached a standard meeting the requirements of all regulations relating to the award of the degree of Doctor of Philosophy. The results contained in it have not been submitted in part or in full to any other university or institute for the award of any degree or diploma.



(D. Nagchoudhuri)

Professor

Department of Electrical Engineering,
Indian Institute of Technology,
New Delhi - 110 016, INDIA.



(S. Prasad)

Professor

Department of Electrical Engineering,
Indian Institute of Technology,
New Delhi - 110 016, INDIA.

ACKNOWLEDGEMENTS

It seems to me that "acknowledgements" are only a very superficial manner in which one may repay the debts of gratitude owed to the many persons associated with the success of any venture. Nevertheless I make this feeble attempt to acknowledge some of the people, without whose invaluable help, it would have been impossible for me to produce this work.

First and foremost, I wish to thank my supervisors, Prof. D. Nagchoudhuri and Prof. S. Prasad, both of the Department of Electrical Engineering, I.I.T. Delhi. It is quite obvious that my work could not have achieved anything without their constant guidance and encouragement. Their guidance has helped me to become professionally mature. But more than being my academic supervisors, they have been true friends in times of personal need, for which words are inadequate to express my appreciation.

To thank the persons near and dear to one for their support seems to be superfluous. Nevertheless, I must admit that it would have been impossible to organise this thesis without the help of my wife Anindita. It was solely due to her Herculean effort that this thesis took shape in an orderly fashion. The long battle of life is yet to be fought and I can only express my gratitude by saying that I will be able to face this struggle if she is always by my side.

I dedicate this work to my parents, Smt. Ranu Saha and Prof. Kunal Saha. Though they are not near me physically, I have always felt their blessings being showered on my head. I hope I have been able to live up to their expectations.

I am deeply grateful to Jaydip, Rathin and Praveer for their efforts in organising the thesis.

Lastly, I quote a few lines of a great poet, to express my gratitude to the many who contributed, each in his/her own way, in my struggle. This is but an inadequate attempt at translation.

*" Those who loved me,
Lit His divine lamp in my temple,
In His Divinity do I feel their affection,
To them, my salutations. "*

- Rabindranath Tagore

ABSTRACT

Artificial neural networks (a.n.n.) constitute a novel parallel computing paradigm. They find application in diverse areas where computers based on the von Neumann model prove to be inadequate, e.g. pattern recognition, combinatorial optimisation and many others. As the strength of a.n.n. lies in the massively parallel architecture of highly interconnected (through *synapses*) computing nodes (*neurons*), they pose special problems to the designer attempting to realise them using VLSI (very large scale integration) integrated circuits (IC).

The work in this thesis focuses on the issues involved in realising a multi-layer, feed-forward perceptron type a.n.n. as a VLSI device. Existing literature has been reviewed with the aim of selecting a suitable synapse and neuron design. Analog circuits, realisable using CMOS technology, were found to be more suitable in many ways, though digital techniques are also highly popular and have their own merits. The circuit selected uses two MOS transistors in the linear region of operation for synaptic multiplication. The sum of the synaptic products is calculated using the natural summing of currents incident on a node, and hence, this circuit belongs to the family of current-mode analog computing circuits. The circuit exhibits high speed of operation and high noise immunity, besides being compact.

The large thermal dissipation associated with the circuit is its main disadvantage. This is on account of the low resistivity shown by MOS transistors while operating in the linear region. This may be overcome by increasing the size of the synaptic devices, thereby losing the advantage of compactness. A tentative floor-plan and routing strategy for the a.n.n. chip to be designed with the neurons under study has been proposed. A design procedure has been developed to enable computation of the minimum device size which satisfies the constraints

synapses to a single neuron. An algorithm to partition a trained, extensively connected a.n.n. into distinct unconnected blocks has been developed. The algorithm, which uses the training data and the connectivity matrix as inputs, attempts the partitioning with as little degradation in the performance of the system as possible.

CONTENTS

	Page
ABSTRACT	i
LIST OF FIGURES	viii
CHAPTER 1	Introduction and Literature Review
1.1	Introduction 1-1
1.2	The Multi-Layer, Feed-Forward Perceptron 1-2
1.3	Design and Technology for the Feed-Forward A.N.N. 1-6
1.3.1	Investigation of Digital Designs of A.N.N. 1-6
1.3.2	Investigation of Analog Designs of A.N.N. 1-10
1.3.3	CMOS Technology 1-25
1.4	A Summary of the Investigations on A.N.N. Designs 1-25
1.5	Sensitivity Analysis of A.N.N. 1-27
1.6	Reducing the Connectivity of A.N.N. 1-28
1.7	Scope of the Work 1-29
1.8	Organisation of the Thesis 1-31
CHAPTER 2	Issues in the Design of a Neuron Circuit and an A.N.N. Chip
2.1	Introduction 2-1
2.2	A Compact Realisation of an Analog Neuron and its Operation 2-2

	2.2.1	The Selected Analog Neuron Circuit	2-2
	2.2.2	Principle of Operation	2-3
	2.2.3	Choice of Analysis Model and Simulation Tool	2-9
2.3		Considerations in A.N.N. System Design Using the Aforementioned Circuit	2-12
	2.3.1	A Design Modification	2-14
	2.3.2	Layout and Routing Issues	2-17
	2.3.3	Optimisation of Cell Area	2-20
2.4		Deviations in Circuit Operations and Their Correction	2-31
	2.4.1	Deviations Due to Changes in Device Parameters	2-31
	2.4.2	Compensation for Device Deviations	2-32
	2.4.3	Deviations in V_{ref} Due to Non-Ideal Operation of Opamps	2-39
	2.4.4	Compensation for Finite Gain Opamps	2-47
2.5		Summary	2-51

CHAPTER 3 **Errors in the Neuron Circuit Under Consideration and Their Effect on a Feed-Forward, Multi-Layer Perceptron Type A.N.N.**

3.1		Introduction	3-1
3.2		Identification of Sources of Error & Their Analysis	3-3
	3.2.1	Perturbation Analysis of the Neuron Circuit	3-4
	3.2.2	Perturbation Model of Synaptic Multiplier	3-9

3.2.3	Perturbation Model of Differencing Current Mirror	3-14
3.2.4	Simplified Perturbation Model of the Whole Multiply-Add Block	3-21
3.2.5	Weight Error Values in Typical Cases	3-23
3.3	Error Propagation in a Multi-Layer, Feed-Forward Perceptron	3-25
3.4	Application of the Upper Bound in Estimating A.N.N. System Error	3-34
3.5	Summary	3-36

CHAPTER 4

Block Partitioning of Extensively Connected Feed-Forward Perceptrons for Simpler VLSI Realisation

4.1	Introduction	4-1
4.2	Notation and Preliminaries	4-2
4.3	Problem Formulation	4-4
4.4	Method of Solution	4-5
4.4.1	Proposed Least-Squares Solution	4-5
4.4.2	Approximation Error	4-9
4.4.3	Determining Partition Members	4-10
4.5	Proposed Algorithm for Obtaining Two Equal Partitions	4-12
4.6	Extension of Algorithm for Multiple Equal Partitions	4-16
4.6.1	The Pertinent Least-Squares Problem and its Solution	4-16
4.6.2	Determining Partition Members	4-18
4.7	Proposed Algorithm for Obtaining L Equal Partitions	4-19

4.8	Results of Simulations	4-22
4.9	Summary	4-25
CHAPTER 5		
	Conclusions and Scope for Further Work	
5.1	Chapter 2	5-1
	5.1.1 Results	5-1
	5.1.2 Discussion and Scope for Further Work	5-3
5.2	Chapter 3	5-4
	5.2.1 Results	5-4
	5.2.2 Discussion and Scope for Further Work	5-6
5.3	Chapter 4	5-7
	5.3.1 Results	5-7
	5.3.2 Discussion and Scope for Further Work	5-8
5.4	A General Perspective of This Thesis	5-9
APPENDIX A		
		A-1
APPENDIX B		
		B-1
REFERENCES		
		R-1