

CURRENT GAIN VARIABILITY AND PHYSICAL MODELING OF  
NORMAL AND  $I^2L$  BIPOLAR TRANSISTORS

by

SUBODH JINDAL

DEPARTMENT OF ELECTRICAL ENGINEERING

Thesis submitted  
in Fulfilment of the Requirements of  
the Degree of  
DOCTOR OF PHILOSOPHY

to the

INDIAN INSTITUTE OF TECHNOLOGY, DELHI

1979

## ACKNOWLEDGEMENTS

I am deeply indebted to Professor A.B. Bhattacharyya, whose enthusiasm in the area of microelectronics provided tremendous encouragement to undertake and pursue this work. I recall many occasions of thoughtful discussions with him. I feel happy to have received his guidance and advice.

This work has become possible because of the establishment of the microelectronics laboratory at the Indian Institute of Technology, Delhi. To set up a laboratory facility has been a daring venture. Important contributions have been made by members of the faculty, administrative and technical staff, and students, at various stages from conception to implementation. One feels grateful to all of them for their efforts.

I am thankful to the faculty and staff of the Centre for Applied Research in Electronics and the Electrical Engineering Department for providing infrastructure facilities.

I wish to mention that it has been a pleasure to work with the microelectronics group. I am thankful to Dr. T.N. Basavaraj and Dr. R. Kumar for useful suggestions. I acknowledge the help of Mr. J. Warrior in formulating some of the computer algorithms used.

During the course of experimental work, I have received considerable help from all members of the microelectronics laboratory. On many occasions they have joined me to conduct the experiments. The help accorded by Mr. Naveen Kapoor, Mr. Sudhir Chandra, Mr.S. Subramanian, and Miss Lalita Manchanda in solving some

problems of process control, has been of great advantage. I am thankful to the technicians of the microelectronics laboratory for their help. I feel obliged to Dr. G. Bose who has spent long hours in taking oscilloscope photographs.

I recall the keen interest and support extended to me by a large number of my friends. I wish to thank my friends in the Physics Department and also Dr. P. Sudhakar, Mr. Rakesh Agarwal, Mr. Harsh Obrai, and Mrs. Sarita Nagpal for their help whenever I needed it.

I am grateful to Dr. D. Nagchoudhuri, Dr. J. Vasi, and Dr. U.K. Chakraborty for reading the manuscript and for making valuable comments. Mr. P.M. Padmanabhan Nambiar and Mr. S.N. Gupta deserve special thanks for meticulously carrying out the typing work and drafting of figures. Thanks are due to Mr. L. Shankar and Mr. B.S. Panwar for compiling the manuscript.

I acknowledge the financial assistance from IIT Delhi, during the course of this work.

I have no words to thank my family for giving enormous encouragement without which it would have been impossible to carry out this work.

At this moment I remember with reverence my grandfather who devoted his life for the cause of education. He has been a valuable source of inspiration for academic work.

SUBODH JINDAL

## ABSTRACT

The yield and performance requirements of the present day integrated circuits demand a tight control of the parameters of individual components. In the case of planar epitaxial bipolar transistors, the current gain is very sensitive to process perturbations and is an important parameter from the viewpoint of process control. It is known from considerations of cost optimisation of integrated circuit fabrication that it is difficult to exercise a very fine control of all process steps. For a selective control, a precise understanding of the dependence of current gain on various process perturbations is required. The present thesis investigates the problem of current gain variability in normal and  $I^2L$  bipolar transistors.

The analysis pertains to planar epitaxial transistors of the double-diffused type. Calculations of current gain incorporate effects of heavy doping, mobility variations, built-in fields and surface recombination, with identification of different boundary conditions at the oxide-covered and metal-covered surface regions.

Considering that it is of foremost interest to determine the critical diffusion parameters and the effect of nonuniformities in epitaxial region parameters on current gain, a variability analysis of current gain has been carried out with respect to these parameters. The analysis yields useful results regarding the control of current gain. It is revealed that a change in gain, caused by perturbations in an intermediate process step, can be minimised by modifying the subsequent process schedule. This is a flexible approach to device fabrication.

An interesting feature which has emerged in this study is that a variability analysis can provide information about device design also. Some designs may inherently be more vulnerable to process perturbations. A procedure has been developed to optimise design parameters, e.g., emitter surface concentration and emitter-contact area in normal transistors. A new parameter called 'Risk Factor' has been defined for this purpose. A measure of the quality of device design and an estimate of the expected spread of gain on processed wafers is provided by defining a total variability function of gain.

The considerations of current gain variability have led to the design of a low-variability structure for  $I^2L$  with several advantages like high gain, low junction capacitances, reduced charge storage and linear-digital compatibility.

To conduct a variability study for a particular fabrication run, it is required to determine the structure of fabricated devices. New methods are developed in this work to determine the physical parameters of transistors because the existing techniques of physical modeling are not applicable to small area epitaxial transistors where stray and sidewall capacitances have to be identified. Moreover, the existing techniques use breakdown data for the determination of junction depth. It is shown here, by a two-dimensional numerical analysis, that the use of breakdown data for modeling planar epitaxial junctions is subject to error.

In this manner, the present thesis studies the process-dependent variability of current gain with an aim to utilise the information so obtained for better process control and for improving the design of bipolar integrated circuits.

## CONTENTS

	Page
Acknowledgements	i
Abstract	iii
Nomenclature	vi
List of Figures	xiv
List of Tables	xviii
CHAPTER 1 INTRODUCTION	1
CHAPTER 2 CURRENT GAIN VARIABILITY IN NORMAL BIPOLAR TRANSISTORS	17
CHAPTER 3 CURRENT GAIN VARIABILITY IN $I^2L$ TRANSISTORS	61
CHAPTER 4 AN EXPERIMENTAL STUDY OF CURRENT GAIN VARIABILITY	104
CHAPTER 5 PHYSICAL MODELING IN BIPOLAR TRANSISTORS	130
CHAPTER 6 CONCLUSIONS	175
Appendix A Process Steps	188
Appendix B Breakdown Analysis of Planar Epitaxial Junctions	196
Appendix C Stray Capacitances in Integrated Circuit Transistors	200
Additional References	203
Vita	