

**BISTABLE MEMS/NEMS BASED SWITCHES  
FOR RUGGED EMBEDDED APPLICATIONS:  
NON-VOLATILE MEMORY**

**Dhairya Singh Arya**



**CENTRE FOR APPLIED RESEARCH IN ELECTRONICS (CARE)**

**INDIAN INSTITUTE OF TECHNOLOGY, NEW DELHI**

**OCTOBER-2022**

© Indian Institute of Technology Delhi (IITD), New Delhi 2022

# **BISTABLE MEMS/NEMS BASED SWITCHES FOR RUGGED EMBEDDED APPLICATIONS: NON-VOLATILE MEMORY**

*By*


**Dhairya Singh Arya**

**Centre for Applied Research in Electronics (CARE)**

*Submitted*

*in fulfillment of the requirements of the degree of Doctor of Philosophy*

*to the*



**INDIAN INSTITUTE OF TECHNOLOGY, NEW DELHI**

**OCTOBER-2022**

**Dedicated to Supreme  
Lord Shiva ...**

## Certificate

This is to certify that the thesis entitled "*Bistable MEMS/NEMS based Switches for Rugged Embedded Applications: Non-Volatile Memory*" being submitted by *Dhairya Singh Arya* to the Centre for Applied Research in Electronics(CARE), Indian Institute of Technology Delhi for the award of degree of '*Doctor of Philosophy*' is a record of bonafide work carried out by him. He has worked under my supervision and guidance, and has fulfilled the requirement for the submission of this thesis, which in my opinion has reached the requisite standard. The results contained in this work has not been submitted, in part or full, to any other University or Institution for the award of any degree or diploma.

---

*Prof. Pushpapraj Singh*

Centre for Applied Research in Electronics (CARE)

Indian Institute of Technology Delhi

Hauz Khas, New Delhi-110016

## Acknowledgements

Ph.D. has been a truly life-changing experience for me, and it would not have been possible to do without the support and guidance that I received from many people. This thesis represents not only my work at the keyboard and lab experiments, but also presents the lessons learned and experience gained during my Ph.D. journey. I have encountered with remarkable individuals in this journey, whom I also wish to acknowledge. First and foremost, I wholeheartedly thank my supervisors, *Prof Pushpapraj Singh* for his continuous support, guidance, encouragement, and suggestions in executing this research work. I express my sincere gratitude to *Prof Arun Kumar*, Head of the Centre for Applied Research in Electronics (CARE) at IIT Delhi, for providing the constructive environment to carry out my research at the centre. Thanks to my SRC members *Prof Bhaskar Mitra*, and *Prof Ankur Gupta*, for their valuable comments and remarks.

Further, I extend my sincere thanks to all the faculty members of the Centre for Applied Research in Electronics (CARE), IIT Delhi. I also owe a debt of gratitude to *Prof Sameresh Das*, for being constant source of support and encouragement. A special thanks to the faculties managing the facilities in Nanoscale Research Facility and Central Research Facility at IIT Delhi for providing exposure to world-class lab facilities during my research. No research is complete without intellectual debates, and here I take this opportunity to thank all my lab members, colleagues, and friends for their support and their company that I was fortunate to be a part of; I thank all my extended family, *Sushil Kumar, Mujeeb Yousuf, Manu Garg, Alka Jakhar, Veerendra Dhyani, Sumit Sharma, John Wellington J, Akhil Ramesh, Khanjan Joshi, Suprovat Ghosh, Priyanka Dwivedi, Udit Jain, Nikhil Chourasiya, Akshay Moudgil, Wasi Uddin, Shubham Bhatt, Biswajit Khan, Pranjal Mandhaniya, Niharika Narang, Ankesh Wasnik, Pranav Shrivastava, Nitish Kumar* for the fun, fights, laughter, and the inspiration they provide me during my tough times. Lastly,

I am deeply thankful to my family, and they are the reason that I am getting my Ph.D. They inspire me, push me and love me unconditionally. I am grateful to my sister *Dr Aditi* for her moral support, and to my brother *Pratham* for his affection towards me and the emotional support that rejoiced me with his smiling faces.

**Dhairya Singh Arya**

## **Thesis Abstract**

The thesis focuses on the design and fabrication of bistable MEMS-based metallic switches in context to Non-Volatile Memory (NVM) and power gating applications. The bistable MEMS switches are analogous to conventional push-to-on electrical switches, which does not require biasing or voltage to hold its state. The bistable switches provide energy-efficient solutions to the embedded systems as they do not require any voltage for holding the On-state.

The objective of the thesis is to demonstrate the feasibility of non-volatile data storage based on micro-electro-mechanical systems (MEMS) for rugged embedded applications. This work introduces a MEMS cantilever and a beam structure having two stable mechanical states.

Current mainstream NVM data storage technologies suffer from poor data retention when exposed to harsh environments (high temperature). Along with current mainstream FLASH technology, other emerging NVMs typically include resistive Random Access Memory (RAM) i.e. R-RAM, magnetic RAM (M RAM), phase-change RAM (PCRAM) and ferroelectric RAM (FeRAM). However, all these NVMs use different types of storage media (charge, resistive, ferroelectric and magnetic based) to preserve the information and exposure to harsh environment severely degrades the retention in storage media.

To address the aforementioned issues in emerging NVMs', micro/nano-mechanical systems based NVM were reported. These mechanical memories precisely manoeuvre the van der Waals force to switch between the logic states. However, they lack a reliable de-actuation mechanism. Thereafter the single side SET and RESET method based on vibration was tried in MEMS-NVM, but this method lacks proper experimental validation and underlying physics. Above all, the thesis introduces a new class of bistable memory, i.e. MEM-Z NVM. The MEM-Z NVM employs a more reliable piezoelectric deactuation.

The thesis describes more than Moore's next-generation nanoelectromechanical system-based flash memory (NEMS-Flash). The proposed structure is more than Moore's in the sense of higher bit density per transistor. The approach for multibit storage is realized by altering the threshold voltage of a transistor to different levels by using switch controlled floating gate.

Further the thesis demonstrates a 1 kB high-speed prototype and scalable Nanoelectromechanical Read-Only-Memory (NEMS-ROM). The fabrication of the NEMS-ROM involves the process of solid diffusion for the formation of sub-nanometer coarse gap. The proposed NEMS-ROM is insensitive to thermal fluctuations (-100 °C to +350 °C). NEMS-ROM core is suitable for storing the micro-operations for high-speed rugged embedded applications.

The last chapter demonstrates the application aspects of the bistable MEMS systems, i.e. NVMs'. The bistable switches offer energy efficient solutions to the embedded systems as these bistable switches do not require any voltage for holding the ON-state.

## थीसिस सार

थीसिस गैर-वाष्पशील मेमोरी (एनवीएम) और पावर गेटिंग अनुप्रयोगों के संदर्भ में बाईस्टेबल एमईएमएस-आधारित धातु स्विच के डिजाइन और निर्माण पर केंद्रित है। बाईस्टेबल एमईएमएस स्विच पारंपरिक पुश-टू-ऑन इलेक्ट्रिकल स्विच के अनुरूप होते हैं, जिन्हें अपनी स्थिति को बनाए रखने के लिए बायसिंग या वोल्टेज की आवश्यकता नहीं होती है। बाईस्टेबल स्विच एम्बेडेड सिस्टम को ऊर्जा-कुशल समाधान प्रदान करते हैं क्योंकि उन्हें ऑन-स्टेट रखने के लिए किसी वोल्टेज की आवश्यकता नहीं होती है।

थीसिस का उद्देश्य उच्च तापमान सम्बंधित एम्बेडेड अनुप्रयोगों के लिए माइक्रो-इलेक्ट्रो-मैकेनिकल सिस्टम (एमईएमएस) पर आधारित गैर-वाष्पशील डेटा भंडारण की व्यवहार्यता का प्रदर्शन करना है। यह काम एक एमईएमएस कैंटिलीवर और दो स्थिर स्थिति वाले बीम संरचना का परिचय देता है। कठोर वातावरण (उच्च तापमान) के संपर्क में आने पर वर्तमान मुख्यधारा की एनवीएम डेटा स्टोरेज प्रौद्योगिकियां खराब डेटा प्रतिधारण से ग्रस्त हैं। वर्तमान मुख्यधारा की फ्लैश तकनीक के साथ, अन्य उभरते हुए एनवीएम में आमतौर पर रेसिस्टिव रैंडम एक्सेस मेमोरी (रैम) यानी आर-रैम, मैग्नेटिक रैम (एम रैम), फेज-चेंज रैम (पीसीआरएएम) और फेरोइलेक्ट्रिक रैम (एफईआरएएम) शामिल हैं। हालाँकि, ये सभी एनवीएम सूचना को संरक्षित करने के लिए विभिन्न प्रकार के स्टोरेज मीडिया (चार्ज, रेसिस्टिव, फेरोइलेक्ट्रिक और मैग्नेटिक आधारित) का उपयोग करते हैं और कठोर वातावरण के संपर्क में आने से स्टोरेज मीडिया में रिटेंशन गंभीर रूप से कम हो जाता है।

उभरते हुए एनवीएम में उपरोक्त मुद्दों को हल करने के लिए, माइक्रो/नैनो-मैकेनिकल सिस्टम आधारित एनवीएम की सूचना दी गई थी। ये यांत्रिक वैन-डेर-वॉल्स बल को तर्क अवस्थाओं के बीच स्विच करने के लिए सटीक रूप से निर्धारण करती हैं। हालांकि, इनमें एक विश्वसनीय डी-एक्ट्यूएशन प्राकरिया का अभाव है। इसके बाद एमईएमएस-एनवीएम में कंपनी पर आधारित एक तरफ सेट और रीसेट पद्धति का प्रयास किया गया, लेकिन इस पद्धति में उचित प्रयोगात्मक सत्यापन और अंतर्निहित भौतिकी का अभाव है।

इन सबसे ऊपर, थीसिस ने बाईस्टेबल मेमोरी, यानी एमईएम-जेड एनवीएम का एक नया वर्ग पेश किया। एमईएम-जेड एनवीएम एक अधिक विश्वसनीय पीजोइलेक्ट्रिक क्रिया का उपयोग करता है। थीसिस मूर की अगली पीढ़ी से आगे, नैनोइलेक्ट्रोमैकेनिकल सिस्टम-आधारित फ्लैश मेमोरी (एनईएमएस-फ्लैश) का वर्णन करती है। एनईएमएस-फ्लैश फ्लैश-रैम की तुलना में प्रति ट्रांजिस्टर ज्यादा बिट घनत्व प्रदान करती है। मल्टीबिट स्टोरेज के दृष्टिकोण से देखा जाए तो, स्विच नियंत्रित फ्लोटिंग गेट का उपयोग करके ट्रांजिस्टर के थ्रेशहोल्ड वोल्टेज को विभिन्न स्तरों में बदलकर ज्यादा डाटा स्टोर किया जा सकता है।

इसके अलावा थीसिस एक 1 केबी हाई-स्पीड प्रोटोटाइप और स्केलेबल नैनोइलेक्ट्रोमैकेनिकल रीड-ओनली-मेमोरी (एनईएमएस-रोम) को प्रदर्शित करता है। एनईएमएस-रोम के लिये नैनोमीटर अंतराल के निर्माण के लिए ठोस-प्रसार की प्रक्रिया शामिल है। प्रस्तावित एनईएमएस-रोम थर्मल उतार-चढ़ाव (-100 °C से +350 °C) के प्रति असंवेदनशील है। एनईएमएस-रोम कोर हाई-स्पीड रगड एम्बेडेड अनुप्रयोगों के लिए माइक्रो-ऑपरेशंस को स्टोर करने के लिए उपयुक्त है।

अंतिम अध्याय बाईस्टेबल एमईएमएस सिस्टम, यानी एनवीएम के अनुप्रयोग पहलुओं को प्रदर्शित करता है। बाईस्टेबल स्विच एम्बेडेड सिस्टम को ऊर्जा कुशल समाधान प्रदान करते हैं क्योंकि इन बिस्टेबल स्विच को ऑन-स्टेट रखने के लिए किसी वोल्टेज की आवश्यकता नहीं होती है।

# Table of Contents

Certificate.....	i
Acknowledgement .....	ii
Thesis Abstract.....	iv
List of Figures .....	x
List of Tables .....	xiii
<b>1. Introduction</b> .....	<b>1</b>
1.1 Types of Memories .....	1
1.1.1 Flash Memory .....	1
1.1.2 FRAM (Ferroelectric Random-Access Memory).....	4
1.1.3 MRAM (Magnetoresistive Random-Access Memory) .....	7
1.1.4 PCM (Phase change memory).....	9
1.1.5 RRAM (Resistive Random-access memory) .....	12
1.2 Mechanical Memories.....	14
1.2.1 MEMS based Non-Volatile Memory .....	15
1.2.2 Standard Cantilever beam NVM.....	17
1.2.3 Teeter-Totter NVM.....	20
1.2.4 Anchor Free MEMS NVM.....	22
1.2.5 Vibrational RESET Based MEMS NVM .....	25
1.3 Thesis Motivation and Objective .....	28
Bibliography .....	31
<b>2. Precision Mechanical Memories</b> .....	<b>35</b>
2.1 NEMS-Flash NVM Device for High-Temperature Multibit Data Storage .....	35
2.1.1 Background .....	35
2.1.2 Charge Estimation on Floating Gate .....	39
2.1.3 Conclusion .....	45
2.2 NEMS-ROM for High-Speed and Rugged Embedded Applications .....	46
2.2.1 Overview .....	46
2.2.2 Fabrication of NEMS-ROM.....	48
2.2.3 Memory Design and Programming .....	49
2.2.4 Results and Discussion.....	52
2.2.5 Conclusion .....	54
Bibliography .....	55
<b>3. Piezoelectric Deactuation Based Bistable MEMS Switch: MEM-Z NVM</b> .....	<b>60</b>
3.1 Introduction .....	60

3.2 MEM-Z NVM.....	63
3.3 Bistable MEM-Z NVM Design and Fabrication .....	65
3.4 Results and Discussion .....	68
3.5 Conclusion .....	72
Bibliography .....	73
<b>4. Bistable MEMS-NVM: Reducing Energy and Dynamism in DRAM.....</b>	<b>76</b>
4.1 Hold-Bias free MEM Power Gate.....	76
4.1.1 Overview .....	76
4.1.2 Bistable MEM Power Gate Design .....	77
4.1.3 Fabrication .....	79
4.1.4 Results and Discussion .....	81
4.1.5 Conclusion .....	85
4.2 Reducing Dynamism in DRAM .....	85
4.2.1 Background .....	86
4.2.2 Designing of MEMS Sleep Transistor .....	87
4.2.3 Fabrication of MEMS Sleep Transistor .....	92
4.2.4 Measurements and Discussion .....	93
4.2.5 Conclusion .....	99
Bibliography .....	101
<b>5. Conclusion and Future Outlook .....</b>	<b>103</b>
5.1 Summary .....	103
5.2 Future Outlook .....	104
List of Publications .....	106
Journals .....	106
Conferences .....	107
Patent .....	109
Authors Biography.....	110

## List of Figures

<b>Fig 1.1</b> (a) Cross section view (b) Symbol representation of the floating-gate transistor .....	2
<b>Fig 1.2</b> Circuit schematic of the Flash NVM cell, (b) I-V characteristics for the programmed and erased cell state .....	2
<b>Fig 1.3</b> Atomic structure of the PZT, or lead zirconate titanate ( $\text{Pb}[\text{Zr}(x)\text{Ti}(1-x)]\text{O}_3$ ) (a) Atom at the centre position (i.e. when no external electric field applied) (b) Atom at the up polarisation (i.e. when the field is such that the atom shifts to top).....	5
<b>Fig 1.4</b> FRAM memory cell integrated with active element FET and two states on hysteresis loop of the ferroelectric material. ....	6
<b>Fig 1.5</b> Basic architecture for the MRAM cell with two different storage states.....	7
<b>Fig 1.6</b> (a) Low resistive path (i.e. both having same moment direction, bit '1') (b) Highly resistive path, (i.e. both having opposite moment, bit '0').....	8
<b>Fig 1.7</b> Energy band diagram for '1' or '0' storage bit. ....	8
<b>Fig 1.8</b> Basic phase change memory cell.....	10
<b>Fig 1.9</b> Amorphous and Crystalline state of the $\text{Ge}_2\text{Sb}_2\text{Te}_5$ (GST). ....	10
<b>Fig 1.10</b> SET/RESET operation of the PCM.....	11
<b>Fig 1.11</b> Basic RRAM cell architecture. ....	13
<b>Fig 1.12</b> SET/ RESET operation of the RRAM cell. ....	13
<b>Fig 1.13</b> Components of MEMS technology. ....	15
<b>Fig 1.14</b> MEMS NVM cell, where B is Bistable bridge, L is lateral electrode and S is substrate.....	16
<b>Fig 1.15</b> Standard cantilever NVM architecture. ....	18
<b>Fig 1.16</b> Basic architecture of the Teeter-totter based Non-Volatile Memory.....	21
<b>Fig 1.17</b> Bit generation operation of the NVM cell, (a) Storing '1' bit operation (b) Storing '0' bit operation. ....	22
<b>Fig 1.18</b> Cross section view of the anchor free MEMS NVM under different operations. ....	23
<b>Fig 1.19</b> (a) Top view of the anchor free MEMS NVM (b) Cross section view with the down state and read condition (c) Cross section view with the up-state condition.....	25
<b>Fig 1.20</b> Basic vibrational RESET MEMS NVM Cell. ....	26
<b>Fig 1.21</b> Vibrational RESET with DC voltage pulses on the contact electrode.....	27
<b>Fig 1.22</b> Memory Operation for the Vibrational RESET based MEMS NVM with DC pulse applied at actuation electrode. ....	27
<b>Fig 2.1</b> Non-volatile NEMS-Flash memory cell: Symbol and layout.....	37
<b>Fig 2.2</b> Working Principle of MEM-FLASH.....	38
<b>Fig 2.3</b> The theoretically calculated trend for $V_{PI}$ variation with charge loading. ....	42
<b>Fig 2.4</b> SEM of the dynamic part of MEM-FLASH (scale bar $1\mu\text{m}$ ). ....	43
<b>Fig 2.5</b> Pull-in variation based on charge loading at the contact electrode under vacuum. ....	44
<b>Fig 2.6</b> NEMS-ROM cell showing metal (W) bus-line crossbar structure as a single bit element and its respective fused and unfused states. ....	47
<b>Fig 2.7</b> The fabrication flow of the NEMS-ROM cell and the inset at right shows the thermal cycle used in the rapid thermal process (RTP) for initiating the process of solid diffusion. The ramp and hold cycle is preferred to avoid Aluminium coagulation into dots due to surface tension.....	48

<b>Fig 2.8</b> SEM image of stand-alone NEMS-ROM unit cell indicating bus lines crossbar structure. The inset shows the coarse gap of ~ 30-50 nm post-fabrication and RTP annealing (scale bar 2 $\mu\text{m}$ ). .....	49
<b>Fig 2.9</b> Unfused-state of NEMS-ROM to fused-state using transistor as a switch. The transistor's base is configured with DAQ digital output. The out-pins derive the base of transistors. This simple procedure is used to fuse the NEMS ROM-Cell. ....	50
<b>Fig 2.10</b> Exploratory 1 KB NEMS-ROM programmed with binary-coded ASCII of string 'IEEE', where the symbols have their usual meaning. Once the corresponding unit cells are fused, the bit-stream is parallelly retrieved by selecting the corresponding address line. The waveform indicates the retrieved bit-stream. resistance in the temperature band is ~ 67 K $\Omega$ . ....	51
<b>Fig 2.11</b> The retention test, showing that the state of NEMS-ROM is retained even after several hours and at the broader band of temperature. The inset shows a simulated bit-line voltage versus bit-line current plot indicating wide separation in transresistive states. The resistance in the fused state is inclusive of the resistance contribution from the supply voltage source and the MOS-transistor. ....	52
<b>Fig 2.12</b> The current versus voltage plot for the NEMS-ROM unit cell. The unit cell in the unfused state has average resistance of the order of ~ $10^9$ , whereas if fused, the order changes to $10^3$ , indicating transfer of resistance from High to low state. The inset shows the variation in the fused NEMS-ROM unit cell resistance in the temperature band ranging from -100 $^{\circ}\text{C}$ to +350 $^{\circ}\text{C}$ . The average resistance in the temperature band is ~ 67 K $\Omega$ . ....	53
<b>Fig 3.1</b> Direct piezoelectric effect.....	62
<b>Fig 3.2</b> Inverse piezoelectric effect. ....	62
<b>Fig 3.3</b> Sort-out image of the prototype bistable MEM-Z element, showing key-parts (image not to scale). ....	64
<b>Fig 3.4</b> Operation of the proposed bistable MEM-Z NVM, along with biasing considerations. The state $Z_0$ is a default state whereas MEM-Z NVM retains the state $Z_2$ due to adhesive locking of $\mu$ -ball and socket. ....	64
<b>Fig 3.5</b> The CMOS compatible fabrication flow of bistable MEM-Z NVM. All the processes are carried out at nominal temperature to preserve underlying CMOS circuitry. The controlled and selective blanket etching of AlN is carried out to shape the AlN $\mu$ -ball. The top metal is conformally deposited to form anchor points and fix-fix beam. ....	67
<b>Fig 3.6</b> The SEM of the fabricated bistable MEM-Z NVM post characterization (scale bar 5 $\mu\text{m}$ ). The collar around the $\mu$ -socket is fabricated for precise control over to adhesion force. The inset shows probe punctured, vertical sectioned (A'-A) image of the $\mu$ -Ball and socket.....	67
<b>Fig 3.7</b> Sort-out image of the biased AlN $\mu$ -ball indicating alteration in the top surface area. The base and the socket are acting as the biasing electrodes when MEM-Z is in state $Z_2$ . The image is not to scale in Z-axis. ....	70
<b>Fig 3.8</b> The cyclic capacitance versus voltage (CV) sweep of MEM-Z NVM. On cyclically tracing the gate voltage the capacitance between base and collar does not drops down, indicating the stable state of $Z_2$ . The inset indicates RESET from state $Z_2$ to $Z_0$ on the application of RESET-pulse. ....	71
<b>Fig 4.1</b> Bistable MEM power gate as sleep transistor in CMOS ICs.....	77
<b>Fig 4.2</b> Summary of the criteria for power gate to be doubly stable. The designing of doubly stable power gate should be such that it falls under yellow shaded region, where the magnitude of $F_{ad}$ is 2 to 5 times higher than $F_r$ . If $F_{ad}$ is too large than $F_r$ , the gate remains in on-state and if $F_r$ is larger than $F_{ad}$ , the power gate is not doubly stable. ....	79
<b>Fig 4.3</b> CMOS compatible process flow for the fabrication of bistable MEM power gate. All the deposition process carried out at moderate temperature to preserve underlying CMOS stack. ....	80
<b>Fig 4.4</b> Fabricated bistable MEM power gate as sleep transistor (scale bar 2 $\mu\text{m}$ ). The Dints on the channel far end is intentionally fabricated so as to have precise control over to adhesion force. The circular inset to figure shows power gate in both the stable states.....	80

<b>Fig 4.5</b> Simulated thermal budget for proposed bistable MEM power gate. The graph shows the maximum temperature reached for the corresponding current density. Inset indicates the maximum temperature at dints surface in contact with drain electrode.....	82
<b>Fig 4.6</b> Simulated total energy component versus time for $V_{GS} = 5$ V. The average energy consumption in bistable power gate is lesser than its conventional counterpart due to no hold bias requirement in on-state. ....	82
<b>Fig 4.7</b> The cyclic E-Test for MEM power gate, depicting bi-stability. The current does not drop from the set limiting compliance ( $1 \mu A$ ) to noise level, even if $V_{GS}$ is traced back to zero. The power gate has pull-in voltage of $\sim 5$ Volts, which is in line with the supply rail convention for most of the digital circuits. ....	83
<b>Fig 4.8</b> The toggling of MEM power gate from on-state to off-state on application of RZ-pulse to control gate for $\sim 0.5$ ms duration. The frequency of applied RZ-pulse matches with the mechanical frequency of power gate resulting in beam excitation and thus the deactuation to off-state. ....	84
<b>Fig 4.9</b> (a) The bistable MEMS power gate as sleep-transistor integrated with digital circuit block. (b) The electrical equivalent of MEMS sleep-transistor as voltage control current source.....	87
<b>Fig 4.10</b> Design criteria for the MEMS sleep-transistor to be bistable. The designing is such that it falls within highlighted regime, where the magnitude of $F_r$ is 2 to 5 times lesser than $F_{ad}$ . ....	91
<b>Fig 4.11</b> low temperature, CMOS compatible process-flow for the bistable MEMS sleep-transistor to preserve integrated CMOS stack.....	92
<b>Fig 4.12</b> Bistable MEMS sleep-transistor in both the stable modes (active/sleep). The notches on the cantilever end is designed to precisely control the force of adhesion (scale bar $2 \mu m$ and colors are illustrative). ....	93
<b>Fig 4.13</b> Finite Elemental analysis (FEM) analysis for the thermal budget in MEMS sleep-transistor which corresponds to maximum current density ( $0.5 \text{ mA}/\mu m^2$ ). The highest temperature is of $\sim 85$ °C at the notches-end complying with the set thermal budget for the digital CMOS circuits. ....	94
<b>Fig 4.14</b> Thermal budget for the bistable MEMS sleep-transistor. Inset shows the maximum temperature at the notch surface in active mode. ....	94
<b>Fig 4.15</b> Total energy versus time for gate to source voltage of 5 V. The time average energy used by bistable MEMS sleep-transistor is less if compared to the conventional sleep-transistor, this is due to zero hold voltage in active mode. ....	95
<b>Fig 4.16</b> Exploratory 1KB DRAM cell (UMC-28 nm) integrated with MEMS sleep transistor in global mode (the symbols have their usual meaning) for CAD simulation. ....	96
<b>Fig 4.17</b> The node discharging versus time. The MEMS sleep-transistor increases the distributed resistance in sleep mode and thus the discharging time.....	97
<b>Fig 4.18</b> The cyclic test for MEMS sleep-transistor. Even if $V_{GS}$ is cyclically reduced to zero, the drain current does not gets drop to noise level from the limiting compliance. The inset indicates toggling from active mode to sleep mode with the applied RZ-pulsating voltage at gate terminal. ....	98
<b>Fig 4.19</b> The bias and timing considerations to program the control gate for cyclic test. The bistable sleep-transistor shows more than $10^5$ cycles of operation in vacuum environment without failure. ....	99

## List of Tables

<b>Table 1.1:</b> The different possible applications explored in the field of MEMS devices .....	16
<b>Table 1.2:</b> Operating conditions for the anchor free MEMS NVM .....	24
<b>Table 3.1:</b> Bistable MEM-Z forces in consideration .....	69
<b>Table 3.2:</b> Bistable MEM-Z biasing considerations .....	71
<b>Table 4.1:</b> Bistable MEM power gate parameters .....	81
<b>Table 4.2:</b> Bistable MEM power gate performance metrics.....	85
<b>Table 4.3:</b> Bistable MEMS sleep-transistor parameters .....	97
<b>Table 4.4:</b> Bistable MEMS sleep-transistor performance parameters .....	98