

**CAPACITOR-DIODE CELL BASED FIFTH-ORDER BOOST
DC-DC CONVERTERS: TOPOLOGICAL EVOLUTION AND
CONTROL ASPECTS**

PRIYABRATA SHAW



**DEPARTMENT OF ELECTRICAL ENGINEERING
INDIAN INSTITUTE OF TECHNOLOGY DELHI**

MAY 2022

© Indian Institute of Technology Delhi (IITD), New Delhi, 2022

**CAPACITOR-DIODE CELL BASED FIFTH-ORDER BOOST
DC-DC CONVERTERS: TOPOLOGICAL EVOLUTION AND
CONTROL ASPECTS**

by


PRIYABRATA SHAW

Department of Electrical Engineering

Submitted

in fulfilment of the requirements of the degree of Doctor of Philosophy

to the



INDIAN INSTITUTE OF TECHNOLOGY DELHI

MAY 2022

Dedicated to

LORD JAGANNATH

CERTIFICATE

This is to certify that the thesis entitled “**Capacitor-Diode Cell Based Fifth-order Boost DC-DC Converters: Topological Evolution and Control Aspects**” being submitted by **Mr. Priyabrata Shaw** in fulfillment of the requirements for the degree of **Doctor of Philosophy** in the Department Electrical Engineering of Indian Institute of Technology Delhi, New Delhi.

Mr. Priyabrata Shaw has worked under my supervision and fulfilled the requirement for submission of the thesis, which to my knowledge reached the requisite standards. The matter embodied in this thesis has not been submitted to any other University or Institute for the award of any Degree or Diploma.

Date:

Prof. Mummadi Veerachary
Department of Electrical Engineering
Indian Institute of Technology Delhi
New Delhi-110016

ACKNOWLEDGEMENTS

It is a proud privilege of mine to extend my heartfelt gratitude to my esteemed supervisor Dr. Mummadi Veerachary, Professor, Department of Electrical Engineering, Indian Institute of Technology Delhi. His determined zeal, commitment towards excellence in work, and extensive vision have been the source of inspiration for me throughout the research period. His support from the preliminary to the concluding level enabled me to develop an understanding of the subject. Despite all the important engagements, he always spared his precious time for me and gave his valuable and informative suggestions. His vast knowledge, innovative ideas, huge experience, constructive criticism, and continuous encouragement consistently enhanced the quality of this research work. It is an honor for me to have been working under his supervision.

I acknowledge my deep sense of gratitude to the members of the doctoral research committee Dr. Anandarup Das, Dr. Shaunak Sen, and Prof. S. Dharmaraja for their valuable suggestions and scrutiny of this work. I am also grateful to Dr. Amit Kumar Jain and Dr. Ramkrishan Maheshwari for their co-operation and help during my research. I would like to take this opportunity to express my sense of gratitude to all faculty members of the Electrical Engineering department especially the PEEMD group for their constant motivation throughout my study at IIT Delhi.

I would also like to extend my gratitude to Mr. Amit Kumar for his support in providing lab equipment and components at all times. I am also thankful to my seniors, friends, and juniors, especially, Mr. Amarendra Reddy, Mr. Vargil Kumar, Mr. Varun Chitrash, Mr. Prasun Mishra, Ms. Jyoti Prakash, Mr. Shrikant Misal, Mr. Nikhil Kumar, Mr. Abhilash Patel, Mr. Punit Kumar,


Mr. Ambuj Sharma, Mr. Rahul Sharma, Ms. Vasudha Khubchandani, Mr. Malay Ranjan Khuntia, Mr. Devesh Malviya, and Mr. Pushpendra Yadav, who have helped me and made my life in IIT Delhi very exciting and a good memory. My heartfelt thanks to all my colleagues in Power Electronics Lab for providing a warm research atmosphere, sharing knowledge, and personal support throughout my study at IIT Delhi.

I would also like to thank Dr. Manas Kumar Jena and Dr. Manoranjan Sahoo for their motivation, encouraging thoughts, and being with me whenever I needed them.

I would like to thank and acknowledge the MHRD, Government of India, for the financial support and continued assistance throughout the course of my studies at the IIT Delhi.

I owe my deepest gratitude to my mother Annapurna Shaw, father Laxman Shaw, and sister Sasmita Shaw, for their love, affection, care, and constant encouragement throughout the research work. Finally, I wish to mention a very special acknowledgment to my elder brother Satyabrata Shaw, for his continuous support and co-operation. I would also like to express my sense of gratitude to my parents-in-law for showing for their support, inspiration, and love in my life.

Last but not the least, I deeply acknowledge the sacrifice and the moral support of my lovely wife 'Smruti' throughout my research work and I am also very much thankful to her for the sacrifice she made during this research work, especially during the writing of the thesis.



Priyabrata Shaw

Date: 3rd May 2022

ABSTRACT

This thesis investigates the topological evolution of three different fifth-order topologies belonging to a class of boost family exhibiting identical voltage gain. The exhaustive studies are made on the existing fourth-order boost topologies and an attempt is made to evolve fifth-order boost topologies exhibiting identical voltage gain features. With this objective, an additional capacitor-diode cell (CD-cell) is integrated into the fourth-order topologies such that the resultant topologies yield an enhanced voltage gain together with minimal current ripples on either side of the evolved topologies. An exhaustive steady-state and time-domain analysis is established to identify the proposed CD-cell based fifth-order topologies performance features. Enhanced voltage gain features and other steady-state performance aspects of the three proposed topologies are verified through experimental investigations.

To perform the controller designs, an extensive small-signal analysis is established for the three topologies evolved in this thesis. Firstly, the state-space models are formulated and then various transfer functions characterizing the dynamic performance aspects of the three topologies are established. Through this analysis it is also identified that the topologies exhibit minimum and non-minimum phase behaviors. Upon topological evolution and transfer function analysis of the proposed topologies, the controller design aspects are investigated for reliable closed-loop stabilization. A proportional-integral-lead controller (with complex conjugate zeros) belonging to the family of the PID controller is adopted for the closed-loop operation of the proposed topologies. The time and frequency domain specifications are enforced in the controller design methods. To ensure pre-specified closed-loop specifications, the degree of freedom associated with complex conjugate zeros damping adjustment is exercised. In all these controller design

methods, the closed-loop dominant pole placement approach is utilized. In the first design method, the phase margin is used as a constraint to ensure the desired closed-loop stability along with meeting the transient performance requirements. In the second controller design method, the dominance factor criterion is used along with the dominant pole placement technique.

The controllers designed based on dominant pole placement methodology are successful in the closed-loop stabilization of proposed topologies but there is no guarantee that they are sufficiently robust against fluctuations in supply voltage or even under parameter variations. This is because these design methodologies are plant-specific which depends on the operating point. In order to deal with converter parameter variations and fluctuations in the line voltage/load, the controllers are designed after accounting the robustness issues. In this thesis, a contoured robust controller Bode diagram methodology is adopted to design the robust controller. Performance and uncertainty weight functions are defined and later a step-by-step controller design procedure is established. The robustness of the controllers is demonstrated for the three proposed topologies experimentally. Finally, the performance comparison among the proposed topologies is brought out to identify the topology selection for the given specifications.

सार

यह थीसिस तीन अलग-अलग पांचवें क्रम के टोपोलॉजी के टोपोलॉजिकल विकास की जांच करती है समान वोल्टेज लाभ प्रदर्शित करने वाले बूस्ट परिवार के वर्ग से संबंधित है। संपूर्ण अध्ययन मौजूदा चौथे क्रम के बूस्ट टोपोलॉजी पर बनाया गया है और पांचवें क्रम को विकसित करने का प्रयास किया गया है समान वोल्टेज लाभ सुविधाओं को प्रदर्शित करने वाली टोपोलॉजी को बढ़ावा दें। इस उद्देश्य के साथ, एक अतिरिक्त कैपेसिटर-डायोड सेल (सीडी-सेल) को चौथे क्रम की टोपोलॉजी में एकीकृत किया जाता है जैसे कि परिणामी टोपोलॉजीज के दोनों ओर न्यूनतम करंट रिपल्स के साथ एक बढ़ा हुआ वोल्टेज लाभ प्राप्त करते हैं विकसित टोपोलॉजी। एक संपूर्ण स्थिर-अवस्था और समय-क्षेत्र विश्लेषण स्थापित किया गया है प्रस्तावित सीडी-सेल आधारित पांचवें क्रम की टोपोलॉजी प्रदर्शन सुविधाओं की पहचान करें। बढ़ी तीन प्रस्तावित टोपोलॉजी के वोल्टेज लाभ सुविधाएँ और अन्य स्थिर-अवस्था प्रदर्शन पहलू प्रयोगात्मक जांच के माध्यम से सत्यापित किया गया है।

नियंत्रक डिजाइन करने के लिए, एक व्यापक स्माल-सिग्नल विश्लेषण स्थापित किया गया है इस थीसिस में विकसित हुई तीन टोपोलॉजी के लिए। सबसे पहले, स्टेट-स्पेस मॉडल तैयार किए गए हैं और फिर तीन टोपोलॉजी के ट्रांसफर फंक्शन्स पहलुओं की विशेषता वाले विभिन्न स्थानांतरण कार्य स्थापित हैं। इस विश्लेषण के माध्यम से यह भी पता चलता है कि टोपोलॉजी न्यूनतम और गैर-न्यूनतम चरण व्यवहार प्रदर्शित करती है। टोपोलॉजिकल इवोल्यूशन और ट्रांसफर फंक्शन एनालिसिस पर प्रस्तावित टोपोलॉजी, विश्वसनीय बंद-लूप के लिए नियंत्रक डिजाइन पहलुओं की जांच की जाती है स्थिरीकरण एक आनुपातिक-अभिन्न-लीड नियंत्रक (जटिल संयुग्म शून्य के साथ) से संबंधित है PID नियंत्रक के परिवार को प्रस्तावित के बंद-लूप संचालन के लिए अपनाया गया है टोपोलॉजी। नियंत्रक डिज़ाइन में समय और आवृत्ति डोमेन विनिर्देश लागू किए जाते हैं तरीके। पूर्व-निर्दिष्ट क्लोज-लूप विनिर्देशों को सुनिश्चित करने

के लिए, संबंधित स्वतंत्रता की डिग्री जटिल संयुग्म शून्य के साथ भिगोना समायोजन का प्रयोग किया जाता है। इन सभी नियंत्रक डिजाइन विधियों में, क्लोज्ड-लूप प्रमुख पोल प्लेसमेंट दृष्टिकोण का उपयोग किया जाता है। पहले डिजाइन में विधि, चरण मार्जिन को वांछित बंद-लूप स्थिरता सुनिश्चित करने के लिए बाधा के रूप में उपयोग किया जाता है क्षणिक प्रदर्शन आवश्यकताओं को पूरा करने के साथ। दूसरी नियंत्रक डिजाइन विधि में, प्रभुत्व कारक मानदंड का उपयोग प्रमुख पोल प्लेसमेंट तकनीक के साथ किया गया है।

प्रमुख पोल प्लेसमेंट पद्धति के आधार पर डिजाइन किए गए नियंत्रक सफल हैं प्रस्तावित टोपोलॉजी का बंद-लूप स्थिरीकरण लेकिन इसकी कोई गारंटी नहीं है कि वे हैं आपूर्ति वोल्टेज में उतार-चढ़ाव के खिलाफ या यहां तक कि पैरामीटर भिन्नताओं के तहत पर्याप्त रूप से मजबूत। यह ऐसा इसलिए है क्योंकि ये डिजाइन पद्धतियां संयंत्र-विशिष्ट हैं जो ऑपरेटिंग बिंदु पर निर्भर करती हैं। कनवर्टर पैरामीटर विधिताओं और लाइन वोल्टेज/लोड में उतार-चढ़ाव से निपटने के लिए, नियंत्रकों को मजबूती के मुद्दों को ध्यान में रखते हुए डिज़ाइन किया गया है। इस थीसिस में, एक समोच्च मजबूत नियंत्रक को डिजाइन करने के लिए नियंत्रक बोड आरेख पद्धति को अपनाया है। प्रदर्शन और अनिश्चितता वजन कार्यों को परिभाषित किया गया है और बाद में एक चरण-दर-चरण नियंत्रक डिजाइन प्रक्रिया स्थापित है। तीन प्रस्तावित टोपोलॉजी के लिए नियंत्रकों की मजबूती का प्रदर्शन किया गया है प्रयोगात्मक रूप से। अंत में, प्रस्तावित टोपोलॉजी के बीच प्रदर्शन तुलना लाई जाती है दिए गए विनिर्देशों के लिए टोपोलॉजी चयन की पहचान करने के लिए।

CONTENTS

CERTIFICATE	i
ACKNOWLEDGEMENTS	ii
ABSTRACT	iv
CONTENTS	viii
LIST OF FIGURES	xiii
LIST OF TABLES	xix
LIST OF ABBREVIATIONS AND SYMBOLS	xxi
CHAPTER 1: INTRODUCTION.....	1
1.1 General Introduction	1
1.2 Scope and Objectives of the Thesis.....	9
1.3 Main Contribution of the Thesis	10
1.4 Organization of the Thesis	12
CHAPTER 2: TOPOLOGICAL EVOLUTION AND STEADY-STATE ANALYSIS OF CAPACITOR-DIODE CELL BASED FIFTH-ORDER BOOST DC-DC CONVERTERS.....	15
2.1 Introduction	15
2.2 Topological Evolution of Capacitor-Diode Cell Based Fifth-order Boost DC-DC Converters	18
2.3 Steady-State Analysis of Capacitor-Diode Cell Based Fifth-order Boost DC-DC Converter Topologies	22
2.3.1 Capacitor-Diode Cell Based Fifth-order Boost Converter Type-1	22

2.3.2	Capacitor-Diode Cell Based Fifth-order Boost Converter Type-2	27
2.3.3	Capacitor-Diode Cell Based Fifth-order Boost Converter Type-3	32
2.4	Performance Comparison of Proposed Capacitor-Diode Cell Based Fifth-order Boost Converter Topologies	38
2.5	Performance Comparison of CDFOBCs with Topologies Exhibiting Identical Voltage Gain	43
2.6	Three-Mode Operation of CDFOBC Topologies.....	44
2.7	Design and Experimental Realization	48
2.8	Results and Discussion.....	50
2.8.1	Capacitor-Diode Cell Based Fifth-order Boost Converter Type-1	51
2.8.2	Capacitor-Diode Cell Based Fifth-order Boost Converter Type-2	56
2.8.3	Capacitor-Diode Cell Based Fifth-order Boost Converter Type-3	63
2.9	Conclusion.....	67

CHAPTER 3: STATE-SPACE ANALYSIS OF CAPACITOR-DIODE CELL BASED FIFTH-ORDER BOOST DC-DC CONVERTERS

3.1	Introduction	69
3.2	State-space Average Modeling of Capacitor-Diode Cell Based Fifth-order Boost Converters	71
3.3	State-space Modeling of CDFOBC Type-1 Topology.....	73
	<i>(a) Mode-I Operation of CDFOBC Type-1</i>	<i>74</i>
	<i>(b) Mode-II Operation of CDFOBC Type-1</i>	<i>75</i>
3.4	State-space Modeling of CDFOBC Type-2 Topology.....	78

(a) Mode-I Operation of CDFOBC Type-2	79
(b) Mode-II Operation of CDFOBC Type-2	80
3.5 State-space Modeling of CDFOBC Type-3 Topology.....	83
(a) Mode-I Operation of CDFOBC Type-3	84
(b) Mode-II Operation of CDFOBC Type-3	85
3.6 Results and Discussion.....	89
3.7 Conclusion.....	94

CHAPTER 4: CONTROLLER DESIGN FOR CAPACITOR-DIODE CELL BASED FIFTH-ORDER BOOST DC-DC CONVERTERS: DOMINANT POLE PLACEMENT METHODOLOGY

4.1 Introduction	95
4.2 Closed-loop Control of Capacitor-Diode Cell Based Fifth-order Boost Converter	99
4.3 Proportional-Integral-Lead Controller Design Using Dominant Pole Placement with Phase Margin Considerations.....	101
4.3.1 Step-by-Step Controller Design Procedure	106
4.3.2 Proportional-Integral-Lead Controller Design for CDFOBC Type-2 Topology	107
4.3.3 Simulation Results.....	112
4.3.4 Experimental Results and Discussion	115
4.4 Proportional-Integral-Lead Controller Design Using Dominant Pole Placement with Dominance Factor Considerations	118
4.4.1 Step-by-Step Controller Design Procedure	123

4.4.2	Proportional-Integral-Lead Controller Design for CDFOBC Type-3 Topology	123
4.4.3	Simulation Results.....	129
4.4.4	Experimental Results and Discussion	135
4.5	Conclusion.....	144
CHAPTER 5: H_∞ CONTROLLER DESIGN FOR CAPACITOR-DIODE CELL BASED FIFTH-ORDER BOOST DC-DC CONVERTERS		147
5.1	Introduction	147
5.2	H_∞ Controller Design Methodology.....	148
5.3	H_∞ Controller Design for Capacitor-Diode Cell Based Fifth-order Boost Converter Type-1	151
5.4	Results and Discussion.....	157
5.5	Conclusion.....	164
CHAPTER 6: ROBUSTNESS ANALYSIS OF CAPACITOR-DIODE CELL BASED FIFTH-ORDER BOOST DC-DC CONVERTERS: A CONTOURED ROBUST CONTROLLER BODE DIAGRAM APPROACH		165
6.1	Introduction	165
6.2	Contoured Robust Controller Bode Diagram Based Robust Control Design Method	168
6.2.1	Representation of Uncertainties	169
6.2.2	Robust Stability and Performance Criteria.....	170
6.2.3	Selection of Performance and Uncertainty Weight Functions	174
6.2.4	Steps to Generate the CRCB Diagram	175

6.3	Step-by-Step Controller Design Procedure	176
6.4	Controller Design and Robust Performance Analysis for Capacitor-Diode Cell Based Fifth-order Boost Converter Type-1	177
6.5	Robust Performance Analysis for Capacitor-Diode Cell Based Fifth-order Boost Converter Type-2	185
6.6	Robust Performance Analysis for Capacitor-Diode Cell Based Fifth-order Boost Converter Type-3	187
6.7	Results and Discussion.....	190
6.7.1	Simulation Results.....	190
6.7.2	Experimental Results.....	198
6.8	Conclusion.....	210
CHAPTER 7: CONCLUSIONS AND FUTURE SCOPE OF WORK		213
7.1	Conclusions	213
7.2	Future Scope of Work	216
REFERENCES.....		217
APPENDIX - A.....		231
PUBLICATIONS BASED ON THIS RESEARCH.....		235
BIO-DATA.....		237

LIST OF FIGURES

Figure 2.1: Evolution of the CDFOBC Type-1 topology.	19
Figure 2.2: Evolution of the CDFOBC Type-2 topology.	20
Figure 2.3: Evolution of the CDFOBC Type-3 topology.	21
Figure 2.4: Equivalent circuits of the CDFOBC Type-1 topology.	23
Figure 2.5: Key steady-state waveforms of the CDFOBC Type-1 topology.	24
Figure 2.6: Equivalent circuits of the CDFOBC Type-2 topology.	28
Figure 2.7: Key steady-state waveforms of the CDFOBC Type-2 topology.	29
Figure 2.8: Equivalent circuits of the CDFOBC Type-3 topology.	33
Figure 2.9: Key steady-state waveforms of the CDFOBC Type-3 topology.	36
Figure 2.10: Voltage stress comparison among proposed CDFOBC topologies.	40
Figure 2.11: Current stress comparison among proposed CDFOBC topologies.	42
Figure 2.12: Percentage peak-to-peak ripples (Δi_g , Δi_{L1} , and Δi_{L2}) comparison among CDFOBC topologies.	43
Figure 2.13: Mode-3 equivalent circuits for CDFOBC topologies during three-mode operation.	47
Figure 2.14: Key steady-state waveforms of the CDFOBC Type-1 topology in three-mode operation.	47
Figure 2.15: Steady-state simulation results of the CDFOBC Type-1 topology.	51
Figure 2.16: Measured voltage gain and capacitor voltage stress of the CDFOBC Type-1 topology.	53

Figure 2.17: Measured efficiency of the CDFOBC Type-1 topology.	55
Figure 2.18: Experimental steady-state waveforms of the CDFOBC Type-1 topology.....	56
Figure 2.19: Steady-state simulation results of the CDFOBC Type-2 topology.	57
Figure 2.20: Measured voltage gain and capacitor voltage stress of the CDFOBC Type-2 topology.	59
Figure 2.21: Measured efficiency of the CDFOBC Type-2 topology.	60
Figure 2.22: Measured source current ripple variation with duty ratio.	61
Figure 2.23: Experimental steady-state waveforms of the CDFOBC Type-2 topology.....	63
Figure 2.24: Steady-state simulation results of the CDFOBC Type-3 topology.	64
Figure 2.25: Measured voltage gain of the CDFOBC Type-3 topology.....	65
Figure 2.26: Measured efficiency of the CDFOBC Type-3 topology.	65
Figure 2.27: Experimental steady-state waveforms of the CDFOBC Type-3 topology.....	66
Figure 3.1: Equivalent circuits of CDFOBC Type-1 topology.....	73
Figure 3.2: Equivalent circuits of CDFOBC Type-2 topology.....	79
Figure 3.3: Equivalent circuits of CDFOBC Type-3 topology.....	84
Figure 3.4: Frequency response and pole-zero map of CDFOBC Type-1.	90
Figure 3.5: Frequency response and pole-zero map of CDFOBC Type-2.	91
Figure 3.6: Frequency response and pole-zero map of CDFOBC Type-3.	93
Figure 4.1: Closed-loop controlled capacitor-diode cell based fifth-order boost dc-dc converter system.	100
Figure 4.2: Frequency and step responses of closed-loop CDFOBC Type-2.....	111

Figure 4.3: Simulation results for start-up responses of closed-loop CDFOBC Type-2 topology.	113
Figure 4.4: Simulation results for dynamic responses of closed-loop CDFOBC Type-2 topology.	114
Figure 4.5: Measured start-up responses of closed-loop CDFOBC Type-2 for different source voltages.	117
Figure 4.6: Measured dynamic responses of closed-loop CDFOBC Type-2 against load and source disturbances.	118
Figure 4.7: Pole-zero, frequency response, and step response plots of closed-loop CDFOBC Type-3.	128
Figure 4.8: Simulation results for start-up responses of the closed-loop CDFOBC Type-3 topology.	130
Figure 4.9: Simulation results for dynamic responses under sudden load change ($R: 575 \rightarrow 100 \Omega$).	131
Figure 4.10: Simulation results for dynamic responses under sudden source voltage variation ($V_g: 36 \rightarrow 42 \text{ V}$, $R = 100 \Omega$).	132
Figure 4.11: Simulation results for dynamic responses under sudden source voltage variation ($V_g: 42 \rightarrow 36 \text{ V}$, $R = 100 \Omega$).	133
Figure 4.12: Simulation results of CDFOBC Type-3 under reference set-point variation ($V_{0\text{ref}}: 60 \rightarrow 100 \text{ V}$, $V_g: 36 \text{ V}$).	134
Figure 4.13: Experimental start-up responses of the closed-loop CDFOBC Type-3 topology.	136
Figure 4.14: Experimental dynamic responses under sudden load change ($R: 575 \rightarrow 100 \Omega$, $V_g: 36 \text{ V}$).	137

Figure 4.15: Experimental dynamic responses under sudden load change ($R: 575 \rightarrow 100 \Omega$, $V_g: 30 \text{ V}$).	138
Figure 4.16: Experimental dynamic responses under sudden source voltage variation ($V_g: 36 \rightarrow 42 \text{ V}$, $R: 100 \Omega$).	140
Figure 4.17: Experimental dynamic responses under sudden source voltage variation ($V_g: 42 \rightarrow 36 \text{ V}$, $R: 100 \Omega$).	141
Figure 4.18: Experimental dynamic responses under sudden source voltage variation ($V_g: 42 \rightarrow 30 \text{ V}$, $R: 100 \Omega$).	142
Figure 4.19: Experimental dynamic responses under reference set-point variation ($V_{\text{oref}}: 60 \rightarrow 100 \text{ V}$, $V_g: 36 \text{ V}$).	143
Figure 4.20: Measured dynamic performance comparison between controllers $G_{c1}(s)$ and $G_{c5}(s)$ under operating point variations of CDFOBC Type-3 topology.	144
Figure 5.1: Standard single-input single-output control block diagram of mixed-sensitivity based design [99].	149
Figure 5.2: Frequency response plot of uncertainty weight function (W_3) and perturbations $\Delta(s)$	155
Figure 5.3: Frequency response of weight functions (W_1 and W_3).	155
Figure 5.4: Frequency responses for mixed-sensitivity and normal H_∞ based controllers.	156
Figure 5.5: Steady-state waveforms of the CDFOBC Type-1 topology ($V_g: 36 \text{ V}$, $R: 150 \Omega$). ..	158
Figure 5.6: Start-up response of the CDFOBC Type-1 topology ($V_g: 36 \text{ V}$, $R: 150 \Omega$).	159
Figure 5.7: Dynamic response under load variation ($V_g: 36 \text{ V}$, $R: 400 \rightarrow 40 \Omega$).	161
Figure 5.8: Dynamic response under source voltage variation ($V_g: 36 \rightarrow 24 \text{ V}$, $R: 150 \Omega$).	162

Figure 5.9: Dynamic response under both source voltage and load variations (V_g : $48 \rightarrow 24$ V, R : $150 \rightarrow 40 \Omega$).	163
Figure 6.1: Block diagram representation of a feedback controlled system with multiplicative uncertainty.....	170
Figure 6.2: Nyquist plot representation of robust stability and performance criteria.	173
Figure 6.3: Frequency response of perturbations $\Delta(s)$ and uncertainty weight function $W_u(s)$ for CDFOBC Type-1.	180
Figure 6.4: CRCB plots of the loop-shaping controllers for CDFOBC Type-1.	182
Figure 6.5: Loop-gain Bode diagrams of CRCB based robust controllers for CDFOBC Type-1.	184
Figure 6.6: Frequency response of perturbations $\Delta(s)$ and uncertainty weight function $W_u(s)$ for CDFOBC Type-2.	186
Figure 6.7: CRCB plot of robust PIL controller $G_c(j\omega)$ for CDFOBC Type-2.	186
Figure 6.8: Frequency response of perturbations $\Delta(s)$ and uncertainty weight function $W_u(s)$ for CDFOBC Type-3.	188
Figure 6.9: CRCB plots of the PIL controllers for CDFOBC Type-3.	189
Figure 6.10: Simulation results for dynamic responses of the CDFOBC Type-1 against sudden disturbances.....	191
Figure 6.11: Simulation results of the CDFOBC Type-1 against low frequency disturbances in the source voltage.	193
Figure 6.12: Simulation results of the CDFOBC Type-1 against gradual variation in the source voltage.....	194

Figure 6.13: Simulation results for dynamic response of the CDFOBC Type-1 under reference set-point variation (V_{0ref} : 60 to 100 V).	194
Figure 6.14: Simulation results of the CDFOBC Type-2 against different types of source disturbances with simultaneous load variations.....	196
Figure 6.15: Simulation results of the CDFOBC Type-3 against slow varying sinusoidal source disturbances.....	197
Figure 6.16: Measured dynamic responses of the CDFOBC Type-1 against sudden disturbances.	201
Figure 6.17: Measured dynamic responses of the CDFOBC Type-1 against low frequency square wave disturbances in the source voltage.....	203
Figure 6.18: Measured dynamic responses of the CDFOBC Type-1 against different types of source disturbances.	205
Figure 6.19: Dynamic response of the CDFOBC Type-1 under reference set-point variation (V_{0ref} : 60 to 100 V).....	205
Figure 6.20: Measured dynamic responses of the CDFOBC Type-2 against different types of source disturbances with simultaneous load variations.	208
Figure 6.21: Dynamic responses of the CDFOBC Type-3 against slow varying sinusoidal source disturbances.....	209

LIST OF TABLES

Table 2.1: Inductor voltage equations of CDFOBC Type-1 topology.....	23
Table 2.2: L-C design equations of CDFOBC Type-1 topology	27
Table 2.3: Inductor voltage equations of CDFOBC Type-2 topology.....	29
Table 2.4: L-C design equations of CDFOBC Type-2 topology	32
Table 2.5: Inductor voltage equations of CDFOBC Type-3 topology.....	33
Table 2.6: L-C design equations of CDFOBC Type-3 topology	37
Table 2.7: Stress expressions of proposed CDFOBC topologies	39
Table 2.8: Qualitative performance evaluation of CDFOBC Topologies	43
Table 2.9: Steady-state voltage and current expressions of CDFOBC Type-1 for three-mode operation	48
Table 2.10: L-C design equations of proposed CDFOBC topologies	49
Table 2.11: Inductors and capacitors values of proposed CDFOBC topologies	50
Table 3.1: State-space matrices of CDFOBC Type-1.....	78
Table 3.2: State-space matrices of CDFOBC Type-2.....	83
Table 3.3: State-space matrices of CDFOBC Type-3.....	88
Table 3.4: Control-to-output voltage transfer function coefficients of CDFOBC topologies	88
Table 4.1: Controllers based on dominant pole placement (with $PO \leq 10\%$)	109

Table 4.2: PIL controllers with different Dominance Factors	128
Table 5.1: H_∞ controllers transfer function coefficients.....	154
Table 6.1: Comparison of controller robustness quantification parameters	209

LIST OF ABBREVIATIONS AND SYMBOLS

CBC	Conventional buck converter
CBBC	Conventional buck-boost converter
CBDC	Conventional boost dc-dc converter
CCM	Continuous conduction mode
CD-cell	Capacitor-diode cell
CDFOBC	Capacitor-diode cell based fifth-order boost converter
CE	Characteristic equation
CF	Crossover frequency
CP	Charge-pump
CRCB	Contoured robust controller Bode
D	Duty ratio
dB	Decibel
DCM	Discontinuous conduction mode
DF	Dominance factor
DP	Dominant poles
DPP	Dominant pole placement
DSO	Digital storage oscilloscope
ESR	Equivalent series resistance
FBC	Fifth-order boost converter
FOBC	Fourth-order boost converter

GM	Gain margin
HFOBC	High-gain fifth-order boost converter
HSC	Hybrid step-up converter
KCL	Kirchhoff's current law
KVL	Kirchhoff's voltage law
KYBC	KY boost converter
L-C	Inductor and capacitor
L-C-D-Cell	Inductor-Capacitor-Diode Cell
LED	Light emitting diode
LHP	Left half of s-plane
LMI	Linear matrix inequality
LTI	Linear time-invariant
LVDCG	Low voltage dc-grid
MOSFET	Metal-oxide semiconductor field-effect transistor
MM	Modulus margin
M_s	Maximum sensitivity
NFOBC	New fifth-order boost converter
NMP	Non-minimum phase
PI	Proportional-integral
PID	Proportional-integral-derivative
PIL	Proportional-integral-lead
$PM(\phi_M)$	Phase margin
PO	Peak overshoot or percentage overshoot

PSIM	Powersim software
PWM	Pulse width modulation
QFT	Quantitative feedback theory
RHP	Right half of s-plane
RPM (Γ)	Robust performance metric
SEPIC	Single-ended primary-inductor converter
SISO	Single-input single-output
SC	Switched-capacitor
SL	Switched-inductor
SLBC	Switched-inductor-based boost converter
SMPS	Switched-mode power supplies
ST (t_s)	Settling time
UPS	Uninterruptable power supply
Re [$\bullet$]	Real part of complex number ($\bullet$)
Im [$\bullet$]	Imaginary part of complex number ($\bullet$)
T_s	Switching time period
f_s	Switching frequency
R	Load resistance
Δi_{L1}	Ripple in inductor L_1 current
Δi_{L2}	Ripple in inductor L_2 current
Δv_{c1}	Ripple in capacitor C_1 voltage
Δv_{c2}	Ripple in capacitor C_2 voltage

Δv_{c3}	Ripple in capacitor C_3 voltage
Δi_g	Peak-to-peak ripple in source current
Δi_{c3}	Peak-to-peak ripple in capacitor C_3 current
$i_{L1(\max)}$	Peak current in inductor L_1
$i_{L1(\min)}$	Minimum current in inductor L_1
$i_{L2(\max)}$	Peak current in inductor L_2
$i_{L2(\min)}$	Minimum current in inductor L_2
$[A]$	System (or state) matrix
$[B]$	Input matrix
$[E]$	Output matrix
$[F]$	Feedthrough (or feedforward) matrix
$[x]$	State vector
s	Laplace variable
$G_{vd}(s)$	Control-to-output voltage transfer function
$G_{vg}(s)$	Input-to-output voltage transfer function or audio-susceptibility
$Z_0(s)$	Load current-to-output voltage transfer function or output-impedance
$G_c(s)$	Controller transfer function
$L_g(s)$	Loop-gain transfer function
$S(s)$	Sensitivity function
$T(s)$	Complementary sensitivity function

$S_c(s)$	Control sensitivity function
$S_n(s)$	Sensitivity function for nominal condition
$T_n(s)$	Complementary sensitivity function for nominal condition
ζ	Damping ratio
ω_n	Un-damped natural frequency
$p_{d1,d2} = (-\alpha \pm j\beta)$	Closed-loop dominant pole-pair
$p_d = (-\alpha + j\beta)$	Closed-loop dominant pole
ω_{gc}	Gain crossover frequency
W_1	Performance weight function in mixed-sensitivity framework
W_2	Weight function to limit the control effort in mixed-sensitivity framework
W_3	Uncertainty weight function in mixed-sensitivity framework
W_p	Performance weight function
W_u	Uncertainty weight function
Δ	Unstructured multiplicative uncertainty