

**SO E EW TECH IQ ES F
DICTIO A Y A D VERIFICATI APPR AC E
OF A AL FAULT IA SIS**

**BY
SIVA NAGESWARA RAO PINJALA
Department of Electrical Engineering**


**THESIS SUBMITTED
IN FULFILMENT OF THE REQUIREMENTS
OF THE DEGREE OF
DOCTOR OF PHILOSOPHY**



**to the
INDIAN INSTITUTE OF TECHNOLOGY, DELHI
INDIA
DECEMBER 1**

I. T. DELHI.
LIBRARY
TH-1984


TH
S21.0.
PIN-S



CERTIFICATE

This is to certify that the dissertation, "Some New Techniques for Dictionary and Verification Approaches of Analog Fault Diagnosis", which is being submitted by Siva Nageswara Rao Pinjala for the award of degree of Doctor of Philosophy to the Indian Institute of Technology, Delhi is a record of bonafide research work, carried out under my guidance and supervision.

This dissertation has reached the standard of fulfilling the requirements of the regulations relating to the degree. The results obtained in this dissertation have not been submitted to any other University or Institute for the award of any degree or diploma.



V.C. Prasad
Professor,
Department of
Electrical Engineering
Indian Institute
of Technology,
Delhi, New Delhi-110 016
INDIA

ACKNOWLEDGEMENT

I would like to express my deep sense of gratitude and sincere thanks to my research advisor, Prof. V.C.Prasad for his guidance, help, encouragement and inspiration throughout the course of this dissertation.

I am also grateful to my employers for permitting and encouraging me to carryout this task.

I wish to thank Dr. V.V.S.Murthy, Mr. B.A.Chetty, Dr. K.S.K.Sai, Mr. R. Subburaj and Mr.Jaisimha for extending their help during the course of present work.

The patient understanding and cooperation extended throughout the work by my wife Mrs. Jyothisri is greatly appreciated. The refreshing interruptions caused by my daughter, Srujana made the work pleasant.

Finally, I would like to thank all individuals who helped me in carrying out this work.

Siva Nageswara Rao
(Siva Nageswara Rao Pinjala)

ABSTRACT

This thesis deals with the fault dictionary and fault verification approaches used for analog fault diagnosis. The literature in this area is reviewed in Chapter I.

Adjoint network approach is used in Chapter II for determination of node voltages of the faulty network under various assumed faulty conditions. The resulting information is stored in what is called fault dictionary. For a given faulty condition, in the new method each node voltage is computed using just one multiplication per faulty element. This gives a method which is n times faster than the best available in the literature where n is the number of nodes in the network. This formulation allows all linear elements including controlled sources. The method is shown to be fast even for the computation of the bounds in node voltages in the presence of tolerances.

In Chapter III, the adjoint network approach is used to derive the equations of non linear analog networks efficiently. Adjoint models of non linear devices are derived containing open/short circuits. These adjoint models should be chosen so that (i) all the node voltages can be determined and (ii) Computation is as low as possible. Several criteria are presented in this Chapter for this purpose.

Selection of test nodes is an important aspect of fault dictionary approach. Some authors used the concept of ambiguity sets for this purpose. The time complexity of these

methods is first analysed in Chapter IV. Then new results are presented using what is called hashing. They are f times faster than the existing methods, where f is the number of faulty conditions.

Boolean algebra techniques are used to determine all possible sets of test nodes including the smallest ones. Currently, each fault is assumed to exist in only one ambiguity set of a node. We refer to this as a non-overlapping case. In contrast to this, in this thesis we allow a fault to lie in more than one ambiguity set of a node. This is referred to as overlapping case. It is demonstrated in Chapter IV that it is advantageous to allow overlaps wherever possible. This helps to reduce the number of accessible nodes. The complexity of this case is essentially the same as that of the non overlapping case.

Fault isolation is another aspect of fault dictionary. Currently, the best known method requires $O(\log_2 f)$ time. In this Chapter, (Chapter IV) hashing is used to do this in just $O(1)$ time.

Fault dictionary approach with multiple excitations is studied in Chapter V. It is illustrated that multiple excitations in general reduce the number of accessible nodes and increase diagnosability. The adjoint network approach for single excitation developed in Chapter II is then extended to the multiple excitations case using a single adjoint

network for all excitations. The complexity is same as in Chapter II for each excitation. The problems of (i) selection of test nodes for given excitation (ii) selection of excitations for a given set of test nodes (iii) selection of test nodes as well as excitations are studied. Hashing technique is employed to do this. The complexity of this does not directly depend on the number of excitations. Further it is linear in f as in Chapter IV. Boolean algebra techniques are also used to obtain more than one answer to these problems. Fault isolation can also be done in $O(1)$ time.

Fault verification of Jiang et al is studied in Chapter VI. Their rank condition is improved to make it error free. Multiple excitations are used so that it is useful even when the number of accessible nodes is small. It is shown that the method works even when short circuit faults exist. A fast method is suggested to compute the node voltages once the faulty elements are identified. A new technique is presented in this Chapter to calculate the deviations of the non-faulty elements from the nominal values using the measurements on the non-faulty network. This is done by solving a set of linear equations.

Node fault diagnosis is studied in Chapter VII. This problem is formulated efficiently using 0-1 mixed integer programming method.

Finally, the results of the thesis are summarised in Chapter VIII.

CONTENTS

	Page No
ABSTRACT	v
CHAPTER I INTRODUCTION	
1.1 Introduction	1
1.2 Parameter identification Approach	5
1.3 Fault Dictionary Approach	10
1.4 Fault Verification Approach	16
1.5 Approximation Techniques	23
1.6 Scope of the Thesis	24
CHAPTER II FAULT DICTIONARY OF LINEAR ANALOG CIRCUITS USING ADJOINT NETWORK APPROACH	
2.1 Introduction	30
2.2 Fault Dictionary Generation using Householder's Formula	33
2.3 Derivation of Fault Equations using Adjoint Network Approach	40
2.4 Efficient Method for computation of Faulty Network Node Voltages for Single Element Faults	43
2.4.1 Single Element open circuit fault	43
2.4.2 Single Element short circuit fault	53

2.5	Efficient Method for computation of faulty network node voltages for multiple element faults	58
2.5.1.	Double element fault (open circuit)	58
2.5.2.	Double element fault (short circuit)	62
2.5.3	Mixed double fault (One open Circuit and one short circuit)	65
2.6	Non-Element faults	69
2.7	Active Circuits	72
2.8	Computation of Band faults	75
2.9	Conclusions	79

CHAPTER III EQUATIONS OF A NON LINEAR
ANALOG CIRCUIT FOR DC FAULT
DICTIONARY USING ADJOINT
NETWORK

3.1	Introduction	81
3.2	Adjoint Network Models of Nonlinear Devices	82
3.3	Derivation of Fault Equations: Preliminaries	95
3.4	Problems in Fault Equations using Adjoint Models	91
3.5	Single Element Faults	99

3.6	Multiple Element Faults	117
3.7	Conclusions	127

CHAPTER IV FAST ALGORITHMS FOR TEST NODE
SELECTION AND FAULT ISOLATION

4.1	Introduction	129
4.2	On Test Nodes In Fault Dictionary	130
4.3	Details and complexity of Varghese ET AL's Heuristic Technique for Test Nodes Selection	136
4.4	Binary Logical Manipulation Technique	141
4.5	Manipulation of Ambiguity Sets to Select Test Nodes	148
4.6	Heuristic Method Using Hashing to Select Test Nodes	153
4.7	Method to Obtain All Sets of Test Nodes	166
4.8	Fault Isolation	171
4.9	Conclusions	182

CHAPTER V FAULT DICTIONARY WITH MULTIPLE EXCITATIONS

5.1	Introduction	186
5.2	Use of Multiple Excitations in Fault Dictionary Approach	187
5.3	Computation of Node Voltages of Faulty Network with Multiple Excitations	190

CHAPTER VII	NODE FAULT DIAGNOSIS USING	
	Q-1 MIXED INTEGER PROGRAMMING	
7.1	Introduction	272
7.2	Derivation of Node Diagnosis	
	Equations and the Node Fault	
	testability condition	273
7.3	Q-1 Mixed Integer Programming	
	Formulation	277
7.4	Computational aspects	284
7.5	Conclusions	287
CHAPTER VIII	CONCLUSIONS	
8.1	Conclusions	288
8.2	Further Scope	295
REFERENCES		297
LIST OF PUBLICATIONS		325