

**STUDIES ON OSCILLATOR NOISE SENSING AND
REDUCTION IN RF CIRCUITS**

SANTOSH KUMAR BHAGAT



CENTRE FOR APPLIED RESEARCH IN ELECTRONICS

INDIAN INSTITUTE OF TECHNOLOGY DELHI

SEPTEMBER 2022

© Indian Institute of Technology Delhi (IITD), New Delhi, 2022

STUDIES ON OSCILLATOR NOISE SENSING AND REDUCTION IN RF CIRCUITS

by

SANTOSH KUMAR BHAGAT

Centre for Applied Research in Electronics

Submitted

**in fulfilment of the requirements of the degree of Doctor of Philosophy
to the**



INDIAN INSTITUTE OF TECHNOLOGY DELHI

SEPTEMBER 2022

Dedicated
to
My Family

CERTIFICATE

This is to certify that the thesis entitled “**STUDIES ON OSCILLATOR NOISE SENSING AND REDUCTION IN RF CIRCUITS**”, being submitted by **Mr. Santosh Kumar Bhagat** for the award of **Doctor of Philosophy** to the Centre for Applied Research in Electronics, Indian Institute of Technology Delhi, New Delhi, is a record of bonafide research work carried out by him under our guidance and supervision.

Mr. Santosh Kumar Bhagat has fulfilled the requirements for the submission of this thesis, which to our knowledge has reached the requisite standard. The results contained in this thesis have not been submitted in part or in full to any other university or institute for the award of any degree or diploma.

(Prof. Ananjan Basu)
Professor
Centre for Applied Research in Electronics
Indian Institute of Technology Delhi
Hauz Khas, New Delhi-110016, India

(Prof. Shibani K. Koul)
Emeritus Professor
Centre for Applied Research in Electronics
Indian Institute of Technology Delhi
Hauz Khas, New Delhi-110016, India

ACKNOWLEDGEMENTS

I would like to take this opportunity to thank all those who have assisted me during my research work in terms of technical support, moral support and friendship.

First, I am deeply indebted to **Prof. Ananjan Basu** and **Prof. Shibhan K. Koul** for giving me an opportunity to work in this esteemed institution and agreeing to advise me in the area of microwave oscillator and noise analysis.

I would like to express my sincere gratitude to **Prof. Ananjan Basu** for his motivation and support given to me throughout my research work. I also want to thank him for his inspirational words related not only to the academics but also to philosophy of life.

I want to sincerely thank **Prof. Shibhan K. Koul** for his continuous encouragement, discussion, support, suggestions and critical evaluation of the work at every stage of my research work. Without his guidance, this thesis would not have taken this shape. His vision laid a roadmap for my research work.

I want to give special thanks to **Dr. Mahesh P. Abegaonkar** for his support, inspiration and critical advice given during my research work. I thank **Prof. R. Bahl** and **Dr. Mukul Sarkar** member of my research committee, for giving time and suggestions. Their profound knowledge, professional ethics and generous attitude will surely benefit rest of my career and my personal life.

I would like to thank my colleagues Ritabrata Bhattacharya, Saurabh Pegwal, Rajesh Kumar Singh, Harikesh, Arun, Robin Kalyan, Deepika Sipal, Anushruti Jaiswal, Ayushi Barthwal, Amit Kumar, Pranav Kumar Shrivastava, Shakti Singh Chauhan, Swapna, Zamir Wani, Sripana De,

Somia Sharma, Priyansha Kaurav and Sanjeev for their suggestions, moral support and friendly company. I also thank other research scholars of CARE and M.Tech students of Microwave group for their company during my research work. I would like to thank Mr. S. P. Chakraborty for his support and help rendered during my research work. I would also like to thank Ashoke Pramanik for sharing their experience that helped me in my research work.

I would like to thank all the faculty and staff members of CARE who helped me in various ways during my research work in CARE.

I thank IIT Delhi for providing accommodation for me at IIT Delhi campus.

I extend my gratitude to my Manager at Cadence Design System Mr. Atanu Mukerji and Mr. Sivaram Chillarige for providing me ample time necessary support during my PhD journey.

I would like to thank Cadence Design System for providing me all necessary support.

I would like to thank my parents, in-laws and other relatives for their continuous encouragement, support and unconditional love. I am grateful to my father, Mr. Suchit Bhagat, for his motivation which brought me to this level. I am also grateful to my wife, Mrs. Shweta Pal for her patience, support, understanding, responsibilities she has taken and for the sacrifices she has made during my course of research are priceless.

Santosh Kumar Bhagat

ABSTRACT

This thesis discusses new approaches for noise reduction in RF oscillator circuits, Phase Noise extraction and oscillator noise measurement using an enhanced PLL circuit.

First, an efficient low phase noise oscillator design proposed using a high Q resonator and harmonic suppression filter. The oscillator is designed using a combined bandpass filter (BPF), which is used as a feedback element to an amplifier. The filter consists of an embedded spur line filter in the L-shaped input and output section which encloses a perturbed square ring. All of these sections are assembled to form a combined BPF which gives an excellent suppression of second and third harmonics. Low phase noise oscillator results are evaluated at 2 V power supply. The measured results show the fundamental frequency at 2.4 GHz, total output power of 14.92 dBm, phase noise -130.7 dBc/Hz at 1 MHz offset frequency, figure of merit (FOM) -175.64 dBc/Hz, reduction in 2nd and 3rd harmonics to below -45 dBm and DC-to-RF efficiency of 51.73%.

In the second part of this dissertation work, A simple method shown for phase noise extraction using a BJT nonlinear Ebers Moll model on a Colpitts oscillator. Simulation results are consistent with Leeson's theory and the magnitude of the sidebands directly scales with the magnitude of input noise. Furthermore the VCO phase noise is analysed with respect to Power supply noise and varactor non-linearity. The simulation shows phase noise is mostly affected at small offsets and in good agreement with the experimental data.

An Enhanced Phase Locked Loop (EPLL) has been used for oscillator noise measurement. The EPLL has two feedback loops: phase locked loop (PLL) for phase estimation and amplitude locked loop (ALL) for amplitude estimation. The presented method has been also used for

estimating fundamental signals along with phase noise and amplitude noise simultaneously. The circuit simulation results were found to be close with the measured results for 100 MHz operations. The measurement results shows that in the steady-state EPLL and PLL shows comparable phase noise at close offset frequencies and at higher offset frequencies.

The EPLL is expected to be useful for on-chip use, in particular with complex systems-on-chip, where in-situ monitoring of oscillator noise is required.

सार

यह थीसिस आरएफ ऑसीलेटर सर्किट, फेज नॉइस निष्कर्षण और एक बढ़ाया पीएलएल सर्किट का उपयोग कर ऑसीलेटर नॉइस माप में नॉइस में कमी के लिए नए दृष्टिकोण पर चर्चा करता है।

सबसे पहले, एक कुशल कम फेज नॉइस ऑसीलेटर डिजाइन प्रस्तावित किया गया है जिसमें एक उच्च क्यू अनुनाद और हार्मोनिक दमन फिल्टर का उपयोग किया गया है। ऑसीलेटर को एक संयुक्त बैंडपास फिल्टर (बीपीएफ) का उपयोग करके डिज़ाइन किया गया है, जिसका उपयोग एम्पलीफायर के लिए एक प्रतिक्रिया तत्व के रूप में किया जाता है। फिल्टर में एल-आकार के इनपुट और आउटपुट सेक्शन में एक एम्बेडेड स्पर लाइन फिल्टर होता है जो एक क्षुब्ध वर्ग की अंगूठी को संलग्न करता है। इन सभी वर्गों को एक संयुक्त BPF बनाने के लिए इकट्ठा किया जाता है जो दूसरे और तीसरे हार्मोनिक्स का एक उत्कृष्ट दमन देता है। कम फेज नॉइस ऑसीलेटर परिणाम 2 वोल्ट बिजली की आपूर्ति पर मूल्यांकन कर रहे हैं। मापा परिणाम 2.4 GHz पर मौलिक आवृत्ति दिखाते हैं, 14.92 डीबीएम की कुल आउटपुट पावर, फेज नॉइस -130.7 dBc / हर्ट्ज 1 मेगाहर्ट्ज ऑफसेट आवृत्ति पर, योग्यता का आंकड़ा (एफओएम) -175.64 डीबीसी / हर्ट्ज, 2nd और 3rd हार्मोनिक्स में -45 डीबीएम से नीचे और 51.73% की डीसी-टू-आरएफ दक्षता में कमी दिखाते हैं।

इस शोध प्रबंध कार्य के दूसरे भाग में, कोलपिट्स ऑसीलेटर पर बीजेटी नॉनलाइनियर एबर्स मोल मॉडल का उपयोग करके फेज नॉइस निष्कर्षण के लिए एक सरल तरीका दिखाया गया है। सिमुलेशन परिणाम लीसन के सिद्धांत के अनुरूप होते हैं और साइडबैंड की तीव्रता सीधे इनपुट नॉइस के परिमाण के साथ आनुपातिक होती है। इसके अलावा वीसीओ फेज नॉइस का विश्लेषण बिजली आपूर्ति शोर और वैरेक्टर गैर-रैखिकता के संबंध में किया गया है। सिमुलेशन से पता चलता है कि फेज नॉइस ज्यादातर छोटे ऑफसेट पर प्रभावित होता है और प्रयोगात्मक डेटा के साथ अनुसार मिलता है।

ऑसीलेटर नॉइस माप के लिए एक उन्नत फेज लॉक लूप (EPLL) का उपयोग किया गया है। EPLL में दो प्रतिक्रिया लूप हैं: फेज अनुमान के लिए फेज लॉक लूप (PLL) और आयाम अनुमान के लिए आयाम लॉक लूप (ALL)। प्रस्तुत विधि का उपयोग फेज नॉइस और आयाम नॉइस के साथ-साथ मौलिक संकेतों का आकलन करने के लिए भी किया गया है। सर्किट सिमुलेशन परिणाम 100 मेगाहर्ट्ज संचालन के लिए मापा परिणामों के साथ करीब पाए गए हैं। माप परिणामों से पता चलता है कि स्थिर स्टेट में EPLL और PLL निकट ऑफसेट आवृत्तियों पर और उच्च ऑफसेट आवृत्तियों पर तुलनीय फेज शोर दिखाता है।

उम्मीद की जाती है कि EPLL चिप के उपयोग के लिए उपयोगी होगा, विशेष रूप से जटिल प्रणालियों-ऑन-चिप के साथ, जहां ऑसीलेटर शोर की इन-सीटू निगरानी की आवश्यकता होती है।

TABLE OF CONTENTS

CERTIFICATE.....	i
ACKNOWLEDGMENT.....	ii
ABSTRACT.....	iv
TABLE OF CONTENTS.....	vi
LIST OF FIGURES.....	x
LIST OF TABLES.....	xii
LIST OF ABBREVIATIONS.....	xiii
1 INTRODUCTION.....	1
1.1 Overview of phase noise in Oscillator.....	2
1.1.1 Phase Noise Sources.....	3
1.1.2 Phase Noise and Jitter.....	4
1.1.3 Impact of Phase Noise in Common Applications.....	4
1.2 Literature Survey.....	5
1.2.1 Low Noise Oscillators Design.....	5
1.2.2 Phase noise analysis.....	6
1.2.3 Phase noise and Amplitude noise measurement.....	8
1.3 Scope and Objective of the Work.....	9
1.3.1 Low Noise Oscillator Design.....	10

1.3.2 Analysis of feedback oscillator.....	10
1.3.3 Implementation of cost effective Measurement setup for oscillator noise...11	
1.4 Organization of the Thesis.....	11
2 DESIGN OF LOW PHASE NOISE OSCILLATOR USING HIGH Q RESONATOR...13	
2.1 Introduction.....	13
2.2 Combined Band Pass Filter.....	15
2.2.1 Second Harmonic Suppression.....	15
2.2.2 Quality factor improvement.....	16
2.2.3 Third Harmonic Suppression and Spur line BSF.....	18
2.2.4 Fabrication of Combined BPF.....	19
2.3 Realization of a Low Noise Oscillator using Combined BPF.....	21
2.4 Conclusion.....	23
3 PHASE NOISE ANALYSIS OF FEEDBACK OSCILLATOR.....25	
3.1 Introduction.....	25
3.2 Oscillator Circuit for analysis.....	26
3.3 Solving.....	29
3.3.1 Linearize.....	29
3.3.2 Perturbation Theory.....	32
3.3.3 Ordinary differential equation (ODE).....	34
3.4 Calculation of Phase Noise.....	37
3.4.1 Using Power spectral density.....	37
3.4.2 $\Delta\phi(t)$ Calculation using zero crossing method.....	39

3.5 Conclusion.....	44
4 ANALYSIS OF POWER SUPPLY CIRCUITS ON PHASE NOISE FOR RF	
OSCILLATOR.....	47
4.1 Introduction.....	47
4.2 VCO Design.....	49
4.3 Zero crossing Technique.....	50
4.4 Results and Discussion.....	51
4.4.1 Power Supply.....	53
4.4.2 Nonlinearities of Varactor diode.....	53
4.4.3 Comparison with Spectrum analyser.....	54
4.5 Conclusion.....	55
5 OSCILLATOR NOISE MEASUREMENT.....	57
5.1 Introduction.....	57
5.2 Circuit Topology : Enhanced Phase Locked Loop.....	58
5.2.1 Linear analysis.....	59
5.2.2 Transient analysis.....	60
5.2.3 Noise Analysis.....	61
5.3 Circuit Design.....	63
5.4 Simulation.....	66
5.4.1 Transient Simulation.....	66
5.4.2 Noise Simulation.....	67
5.5 Measured Result and Comparison.....	69
5.6 Conclusion.....	72

6 CONCLUSION AND FUTURE WORK.....	73
6.1 Summary of Thesis.....	73
6.2 Future scope of the Work.....	74
REFERENCES.....	77
APPENDIX I.....	81
PUBLICATIONS FROM THIS WORK.....	85
BRIEF BIO-DATA OF THE AUTHOR.....	87

LIST OF FIGURES

Fig. 1.1. Signal spectrum.

Fig. 1.2. Phase noise spectral density.

Fig. 1.3. SSB phase noise plot.

Fig. 2.1. Proposed low phase noise oscillator using Combined BPF.

Fig. 2.2. Stepwise formation of combined BPF (a) Conventional square ring resonator (b) Single-Mode BPF and (c) Dual Mode BPF and (d) Combined BPF for Harmonic suppression

Fig. 2.3. Simulated result of (a) CSRR, SMBPF and DMBPF (b) Spur line BSF

Fig. 2.4. (a) Simulated and measured result of Combined BSF (b) Quality factors of SMBPF and DMBPF

Fig. 2.5. (a) Oscillator layout, (b) Fabricated oscillator circuit, (c) Measured Output Power and (d) Measured and simulated phase noise

Fig. 3.1 Colpitts Oscillator and BJT Ebers Moll Model

Fig. 3.2 Plot with linearize system of equation for oscillator

Fig. 3.3 ADS circuit in schematic window

Fig. 3.4 ADS and MATLAB simulation result comparison

Fig. 3.5 Oscillator simulated with Trapezoidal and Runge-Kutta method

Fig. 3.6. An instance shows samples of a noisy signal and ideal signal

Fig. 3.7 The shifted reference system by $t_{\text{ideal}}[i]$ for measuring time error by crossing of noisy and ideal sampled signal

Fig. 3.8. Calculated extracted phase noise and actual input phase noise through power supply

Fig. 4.1 VCO circuit

Fig. 4.2. Fabricated circuit

Fig. 4.3. VCO circuit output signal at 100 MHz

Fig. 4.4. Correlated supply and uncorrelated supply phase noise

Fig. 4.5. Phase noise and tuned frequency varies with bias voltage shows varactor nonlinearity

Fig. 4.6. Phase noise measured using SA and derived from DSO at 100 MHz

Fig. 5.1. Block diagram of (a) PLL and (b) EPLL.

Fig. 5.2. (a) EPLL, (b) VCO circuit.

Fig. 5.3. EPLL and PLL simulated waveform.

Fig. 5.4. Amplifier

Fig. 5.5. 1 kHz, LPF with a shunt capacitor

Fig. 5.6. LPF simulation result

Fig. 5.7. Sinusoidal signal PSD without noise

Fig. 5.8. Simulated EPLL PM, AM noise and PLL PM noise

Fig. 5.9. Fabricated EPLL circuit and measurement setup

Fig. 5.10 . EPLL and PLL measured waveform

Fig. 5.11. Measured EPLL PM, AM noise and PLL PM Noise

LIST OF TABLES

Table 2.1 Performance Comparisons of square ring resonator, spur line BSF and Combined BPF

Table 2.2 Performance Comparisons between Reported Oscillators with Combined Filter for Harmonic-Suppression and this work

Table 4.1 Phase noise comparison of Correlated and Uncorrelated phase noise

Table 5.1. Simulated input noise PSD, sinusoidal signal with added noise PSD and extracted noise PSD

Table 5.2 Performance comparison between simulate and measured

Table 5.3 Comparison of presented work with other reported work.

LIST OF ABBREVIATIONS

SSB	Single sideband
VCO	Voltage controlled oscillator
SNR	Signal to noise ratio
BER	Bit error rate
Q	Quality factor
BPF	Band Pass filter
LTI	Linear time invariant
LTV	Linear time variant
DAE	Differential algebraic equation
PD	Phase detector
PLL	Phase locked loop
DUT	Device under test
ADC	Analog-to-digital converter
EPLL	Enhanced Phase Locked loop
LPF	Low pass filter
FOM	Figure of merit
BJT	Bipolar Junction Transistor
CSRR	Conventional square ring resonator
SMBPF	Single-mode BPF
DMBPF	Dual-mode BPF
BSF	Bandstop (notch) filter
f_0	Fundamental frequency,
IL	Insertion loss
P_{DC}	Total dc power

Δf	Offset frequency
RBW	Resolution Bandwidth
ODE	Ordinary Differential Equation
DSO	Digital storage oscilloscope
MHz	Mega Hertz
PN	Phase Noise
NM	Not Measures
SA	Spectrum Analyzer