

**STABILITY ASSESSMENT OF INVERTER-BASED
RESOURCES INTEGRATED POWER GRIDS**

DIPTAK PAL



**DEPARTMENT OF ELECTRICAL ENGINEERING
INDIAN INSTITUTE OF TECHNOLOGY DELHI
SEPTEMBER 2022**

© Indian Institute of Technology Delhi (IITD), New Delhi, 2022

**STABILITY ASSESSMENT OF INVERTER-BASED
RESOURCES INTEGRATED POWER GRIDS**

by

DIPTAK PAL

Department of Electrical Engineering

Submitted

in fulfilment of the requirements of the degree of Doctor of Philosophy

to the



INDIAN INSTITUTE OF TECHNOLOGY DELHI

SEPTEMBER 2022

Dedicated to My Parents

CERTIFICATE

This is to certify that the thesis entitled '**STABILITY ASSESSMENT OF INVERTER-BASED RESOURCES INTEGRATED POWER GRIDS**', being submitted by **Mr. Diptak Pal** to **Indian Institute of Technology Delhi** is a record of bonafide research work carried out under my supervision and I consider it worthy for consideration of the award of the degree **Doctor of Philosophy** in Electrical Engineering. The results obtained here have not been submitted to any other University or Institute for the award of any degree or diploma.



Prof. Bijaya Ketan Panigrahi

Department of Electrical Engineering,
Indian Insittute of Technology Delhi,
New Delhi - 110016, India.

Date: 29/09/2022

Acknowledgments

I am pleased to express my sincere gratitude to my supervisor, Prof. B. K. Panigrahi, for his constant support, guidance and enthusiasm throughout the research work. His enthusiasm, mastery over the subjects, and skill to deliver difficult concepts in simplest possible words had been a great source of knowledge for me.

I am also grateful to the members of my doctoral research committee Prof. N. Senroy, Prof. A. R. Abhyankar, and Prof. A. Verma, for their valuable feedbacks and constructive criticism. I also acknowledge my gratitude to my teachers Prof. S. Bhasin, Prof. S. Mishra, Prof. S. Dutta and Prof. S. S. Nag who helped me during my course work to develop immense exploration capability to understand a particular subject in-depth. I immensely learned from the teachers not only the technical aspects, but a lot of other dimensions that human life has to offer.

I also acknowledge my deep sense of gratitude to my collaborators Prof. S. V. Dhople, Prof. B. B. Johnson, Prof. A. K. Singh, Prof. A. S. Mir and Dr. D. Venkatramanan for their insightful suggestions and guidance. Their constructive feedback helped to me become a better researcher with clear understanding of the fundamentals.

I thank everyone including my special friend, seniors, colleagues, juniors, staff members as well as security personnel and workers of the Institute, as everyone played their sincere role in shaping and helping my smooth journey here.

I also thank the Prime Minister's Research Fellowship Scheme, Ministry of Education (MOE), Government of India, for providing the financial support in the form of scholarship to successfully complete the Doctoral program at IIT Delhi.

I owe a lot of respect and gratitude towards my mother Mrs. Anjali Das Pal and my father Mr. Mantosh Pal. Without their sacrifice and continuous support, my education would not have been possible.


— Diptak Pal

Abstract

The interconnection standards have made it mandatory for the utility-scale inverter-based resources (IBRs) to comply with the low-voltage ride-through (LVRT) requirement. Additionally, the IBRs have been instructed to provide dynamic reactive power support and enable active power curtailment provision during low-voltage and over-frequency events, respectively. However, the instability issues associated with the IBRs integrated power grids arising due to unintentional islanding and grid-induced voltage sag events are mostly overlooked. To address these issues, the work in this thesis presents a comprehensive assessment of the stability issues associated with IBRs integrated power grids. First, the conflicting interaction between the $P(f)$ and $Q(V)$ regulations of IBRs leading to oscillatory instability in power islands has been investigated analytically using the small-signal stability analysis technique. This is a significant contribution to the prior art where the analysis has only been carried out with the help of non-detection zones of IBRs. Following this, the small-signal stability analysis of a full-order model of IBR interconnected to weak grids has been performed under varying set-points of real and reactive power as well as under reduced grid voltage. A supplementary stabilizing controller has been designed for the IBRs to enhance their small-signal stability margin under weak grids and reduced grid voltage scenario. Next, the large-signal/transient stability of grid-tied inverters has been assessed extensively. An equivalent-circuit model of a three-phase grid-tied inverter has been developed and leveraged to assess the large-signal stability considering its full-order averaged dynamics. Following this, reduced-order models have been developed and innovative approaches have been applied for assessing the large-signal stability of multiple grid-following (GFL) inverters having the same and different points of synchronization. Finally, the conflicting requirement between the stringent LVRT standards and transient stability boundary of GFL and grid-forming (GFM) inverters has also been investigated by leveraging Lyapunov's direct method. The work in this thesis may provide some reference for the revision of interconnection standards/grid codes in the future where the small-signal, as well as large-signal stability issues will be taken into account.

The major highlights of the work are summarized as follows:

- (1) The cause for sustained oscillations arising in active distribution networks following unintentional islanding has been investigated using eigenvalue analysis and non-detection zones.
- (2) Small-signal stability analysis of weak grid-tied IBRs has been performed and auxiliary stabilizing controller has been designed for enhancing the stability margin.
- (3) Large-signal stability assessment of IBRs integrated power grids has been performed leveraging Lyapunov's direct method.

Key Words: Inverter-based Resources, Lyapunov's Method, Small-signal Stability, Transient Synchronization Stability, Weak Grids.

सारांश

इंटरकनेक्शन मानकों ने यूटिलिटी-स्केल इन्वर्टर-आधारित संसाधनों (आईबीआर) के लिए लो-वोल्टेज राइड-थ्रू (एलवीआरटी) आवश्यकता का अनुपालन करना अनिवार्य बना दिया गया है। इसके अतिरिक्त, आईबीआर को क्रमशः कम वोल्टेज और अधिक आवृत्ति की घटनाओं के दौरान गतिशील प्रतिक्रियाशील शक्ति समर्थन प्रदान करने और सक्रिय बिजली कटौती प्रावधान को सक्षम करने का निर्देश दिया गया है। हालांकि, अनजाने में आईलैंडिंग और ग्रिड-प्रेरित वोल्टेज शिथिलता की घटनाओं के कारण उत्पन्न होने वाले आईबीआर एकीकृत पावर ग्रिड से जुड़े अस्थिरता के मुद्दों को ज्यादातर नजरअंदाज कर दिया जाता है। इन मुद्दों को हल करने के लिए, इस प्रबंध में आईबीआर एकीकृत पावर ग्रिड से जुड़े स्थिरता मुद्दों का व्यापक मूल्यांकन प्रस्तुत किया जा रहा है। सबसे पहले, आईबीआर के पी (एफ) और क्यू (वी) नियमों के बीच परस्पर विरोधी क्रिया से बिजली द्वीपों में दोलन अस्थिरता पैदा होती है, जिसकी विश्लेषणात्मक रूप से छोटे-संकेत स्थिरता विश्लेषण तकनीक का उपयोग करके जांच की गई है। यह इस क्षेत्र में एक महत्वपूर्ण योगदान है, जहां विश्लेषण केवल आईबीआर के गैर-पहचान क्षेत्रों की सहायता से किया गया है। इसके बाद, कमजोर ग्रिड से जुड़े आईबीआर के एक सम्पूर्ण विस्तृत मॉडल का लघु-संकेत स्थिरता विश्लेषण वास्तविक और प्रतिक्रियाशील शक्ति के साथ-साथ कम ग्रिड वोल्टेज के अलग-अलग सेट-पॉइंट के तहत किया गया है। कमजोर ग्रिड और कम ग्रिड वोल्टेज परिदृश्य के तहत अपने छोटे-सिग्नल स्थिरता मार्जिन को बढ़ाने के लिए आईबीआर के लिए एक पूरक स्थिरीकरण नियंत्रक तैयार किया गया है। इसके बाद, ग्रिड-बंधे इन्वर्टर के बड़े-सिग्नल/क्षणिक स्थिरता का बड़े पैमाने पर मूल्यांकन किया गया है। तीन-फेज ग्रिड-बंधे इन्वर्टर का एक समकक्ष-सर्किट मॉडल विकसित किया गया है और इसकी विस्तृत औसत गतिशीलता को देखते हुए बड़े-सिग्नल स्थिरता का आकलन करने के लिए उपयोग किया गया है। इसके बाद, कम-क्रम वाले मॉडल विकसित किए गए हैं और तादात्म्य के समान और विभिन्न बिंदुओं वाले असंख्य ग्रिड-फॉलोइंग (जीएफएल) इन्वर्टर के बड़े-सिग्नल स्थिरता का आकलन करने के लिए नए दृष्टिकोण लागू किए गए हैं। अंत में, कड़े लो-वोल्टेज राइड-थ्रू मानकों और ग्रिड-अनुसरित और ग्रिड बनाने वाले इन्वर्टर की क्षणिक स्थिरता सीमा के बीच परस्पर विरोधी आवश्यकता की भी ल्यापुनोव की प्रत्यक्ष विधि का लाभ उठाकर जांच की गई है। यह प्रबंध कार्य भविष्य में इंटरकनेक्शन मानकों/ग्रिड कोड के संशोधन के लिए कुछ संदर्भ प्रदान कर सकता है जहां छोटे सिग्नल, साथ ही साथ बड़े सिग्नल स्थिरता मुद्दों को ध्यान में रखा जाएगा।

कार्य के प्रमुख अंश संक्षेप में इस प्रकार हैं:

(१) अनजाने में आईलैंडिंग के बाद सक्रिय वितरण नेटवर्क में उत्पन्न होने वाले निरंतर दोलों के कारणों की जांच आइजेनवेल्यू विश्लेषण और गैर-पहचान क्षेत्रों का उपयोग करके की गई है।

(२) कमजोर ग्रिड-बंधे आईबीआर का लघु-संकेत स्थिरता विश्लेषण किया गया है और स्थिरता मार्जिन को बढ़ाने के लिए सहायक स्थिरीकरण नियंत्रक को डिजाइन किया गया है।

(३) इनवर्टर-आधारित संसाधनों के एकीकृत पावर ग्रिड के बड़े-सिग्नल स्थिरता मूल्यांकन को ल्यापुनोव की प्रत्यक्ष विधि का लाभ उठाते हुए किया गया है।

मुख्य शब्द: इन्वर्टर-आधारित संसाधन, ल्यापुनोव की विधि, लघु-संकेत स्थिरता, क्षणिक तुल्यकालन स्थिरता, कमजोर ग्रिड।

Contents

Certificate	i
Acknowledgments	ii
Abstract	iv
Contents	vii
List of Figures	xii
List of Tables	xviii
Nomenclature	xix
1 Introduction	1
1.1 Motivation	1
1.2 Existing Works and Research Gaps	2
1.2.1 Issues with Power Grids during Unintentional Islanding	3
1.2.2 Small-signal Stability Issues of Weak Grid interconnected IBRs	4
1.2.3 Large-signal Stability Issues of Grid-tied IBRs	5
1.2.4 Major Research Gaps Summarized	7
1.3 Objectives of the Thesis	8
1.4 Scopes and Common Assumptions in the Thesis	9

1.5	Brief Overview of the Contributions	9
1.6	Outline of the Thesis	12
2	Assessment of Oscillatory Instability of Power Grid following Unintentional Islanding	14
2.1	General	14
2.2	Small-signal Modeling of Islanded IEEE 1547 Anti-Islanding Test System	15
2.3	Small-signal Stability Analysis	19
2.3.1	Dynamic Model Validation	21
2.3.2	Effect of change in time constant (τ) of the power controller	22
2.3.3	Effect of change in load parameters	22
2.3.4	Distribution of Eigenvalues	23
2.4	Case Studies and Simulations	24
2.5	Discussions	25
2.6	Conclusion	28
3	Small-signal Stability Analysis and Stabilizing Controller Design for Weak Grid-tied IBRs	29
3.1	General	29
3.2	Modeling of IBRs Connected to Weak Grids	30
3.2.1	Modeling of SRF-PLL	32
3.2.2	Modeling of Current Controller	32
3.2.3	Modeling of Filter and Grid Dynamics	33
3.2.4	Reference Frame Transformation	33
3.2.5	Small-signal Model of the Grid-tied IBR	34
3.3	Eigenvalue Analysis of the Weak Grid-tied IBR	34
3.3.1	Dynamic Model Validation	34
3.3.2	Small-signal Stability Analysis	36
3.4	Design of Nonlinear Adaptive Stabilizing Control Strategy	38

3.5	Stability Analysis with the Proposed Control Scheme	43
3.6	Case Studies and Simulations	45
3.6.1	Performance evaluation under step change in input power	46
3.6.2	Performance evaluation under dynamic change in grid strength	46
3.6.3	Performance evaluation during LVRT	46
3.6.4	Performance comparison of the proposed control strategy with respect to the state-of-the-art controllers	48
3.7	Experimental Results in CHIL Platform	49
3.7.1	Real-time performance evaluation of the proposed control strategy during step change command in input power under weak grid scenario	50
3.7.2	Real-time performance evaluation of the proposed control strategy under dynamic change in grid strength	51
3.7.3	Real-time performance evaluation of the proposed control strategy during LVRT	53
3.8	Conclusions	56
4	Equivalent-circuit Modeling and Large-signal Stability Analysis of Grid-tied IBRs	57
4.1	General	57
4.2	Equivalent Circuit & Composite Lyapunov function Synthesis	58
4.2.1	Overview of Grid-tied Inverter Architecture	58
4.2.2	Reference-frame Transformation	59
4.2.3	DC-bus Voltage Controller	61
4.2.4	AC-bus Voltage Controller	62
4.2.5	Phase-locked Loop	63
4.2.6	Output Filter Inductors and Current Controllers	64
4.2.7	Dynamics of Filter Capacitor and Grid	65
4.2.8	Equivalent Circuit Model of Grid-tied IBR	66
4.3	Large-signal Stability Assessment of Grid-tied IBR	66

4.3.1	Constructions of the Composite Lyapunov function	67
4.3.2	Proposed Method for Assessing Large-signal Stability	69
4.4	Case Studies and Simulations	70
4.4.1	Dynamic Model Validation	70
4.4.2	Performance evaluation of the proposed large-signal stability assessment method	71
4.5	Concluding Remarks and Future Work	74
5	Reduced-order Modeling and Transient Synchronization Stability Assessment of IBRs	76
5.1	General	76
5.2	Reduced-order Modeling of Multiple PLL synchronized Grid-tied IBR	77
5.2.1	Large-signal ROM of two heterogeneous grid-feeding IBRs having same POS	81
5.2.2	Large-signal ROM of two heterogeneous grid-feeding IBRs having differ- ent POS	83
5.3	Transient Synchronization Stability Analysis of Multiple Heterogeneous Grid-feeding IBR	85
5.3.1	Lyapunov function candidate for Model-A	88
5.3.2	Lyapunov function candidate for Model-B	89
5.4	Case Studies and Simulations	90
5.4.1	Dynamic Model Validation	90
5.4.2	Dynamical Response of Model-A and B	93
5.4.3	Estimation of CCT	94
5.4.4	Transient synchronization stability Analysis of Model-A	95
5.4.5	Transient synchronization stability Analysis of Model-B	98
5.5	Impact of DC-bus Voltage Control on Transient Synchronization Stability of Grid- tied IBR	100

5.5.1	Reduced-order Modeling of Grid-tied IBR Magnifying The Dynamics of PLL and DVC	101
5.6	Analytical Steady-state and Transient Stability Limits	104
5.6.1	Numerical results	105
5.6.2	Hardware-in-the-loop (HIL) Validation	107
5.7	Conclusions	109
6	Transient Stability Analysis and its Impact on LVRT Requirements of GFL and GFM IBRs	110
6.1	General	110
6.2	Modeling of GFL and GFM IBRs	111
6.2.1	Large-signal quasi-static model of GFL IBR	111
6.2.2	Large-signal quasi-static model of GFM IBR	113
6.3	Lyapunov’s Method for Direct Assessment of Transient Stability	115
6.3.1	Lyapunov analysis for GFL IBR	115
6.3.2	Lyapunov analysis for GFM IBR	117
6.4	Results and Discussions	120
6.4.1	Estimation and impact analysis of CCT for GFL IBR	121
6.4.2	Estimation and impact analysis of CCT for GFM IBR	126
6.4.3	Insights on theoretical stability limit of GFL and GFM IBR	129
6.5	Concluding Remarks	132
7	Conclusions and Future Scope	134
7.1	Summary of the Major Contributions	134
7.2	Future Scope	136
	Bibliography	137
	List of Publications	147

List of Figures

2.1	Standard IEEE 1547 anti-islanding test system	15
2.2	$P(f)$ and $I_q(V)$ regulations of IBR.	16
2.3	(a) SRF-PLL (b) Current controller (c) Power controller	17
2.4	Small-signal model of the islanded IEEE 1547 test system	19
2.5	Response of (a) ΔI_d & (b) ΔI_q obtained from the linearized vs. the nonlinear detailed model	21
2.6	Trace of eigenvalues with change in time constant ($0.01 \leq \tau \leq 0.15$ sec) of the power controller	22
2.7	Trace of eigenvalues with change in load ($4 \leq R \leq 10$)	23
2.8	Distribution of (a) load parameter and (b) real part of critical modes	24
2.9	Response of post islanding (a) voltage (b) frequency (c) real power (d) reactive power for case-1	25
2.10	Response of post islanding (a) voltage (b) frequency (c) real power (d) reactive power for case-2	26
2.11	$P(f)$ and $Q(V)$ control interaction in islanded network with IBR and local load	26
2.12	NDZ characteristics when IBR is enabled with $P(f)$ and $Q(V)$ regulation	27
3.1	IBR connected to weak grid	30
3.2	Block diagram of SRF-PLL	31
3.3	Current controller of IBR	32

3.4	Response of (a) Δi_d & (b) Δv_d for the linearized vs. nonlinear switching model. . .	34
3.5	Single sided FFT spectrum of (a) small-signal model (b) detailed switching model .	35
3.6	Loci of eigenvalues of the IBR under variation in grid strength and voltage	36
3.7	Loci of eigenvalues of the IBR under variation in active and reactive power set point	37
3.8	Block diagram of the proposed NASC strategy	42
3.9	Schematic representation of the proposed nonlinear adaptive stabilizing control strategy integrated to weak grid-tied IBR	42
3.10	Loci of eigenvalues of the VSC system (a) & (b) with conventional control scheme (c) & (d) with proposed control scheme	44
3.11	Performance evaluation of the proposed control scheme under step change in input power ($SCR \approx 1$)	45
3.12	Performance evaluation of the proposed control scheme under dynamic change in grid strength ($SCR = 2.5$ to 1.25)	47
3.13	Performance evaluation of the proposed control scheme during LVRT ($SCR = 1.6$)	48
3.14	Experimental setup for real-time validation of the proposed NASC strategy.	50
3.15	Real-time response of P , Q , v_d and v_q under step change in input power.	51
3.16	Real-time response of i_{abc} and auxiliary control input under step change in input power.	52
3.17	Real-time response of v_{abc} and i_d under step change in input power.	52
3.18	Real-time response of P , Q , v_d and v_q under dynamic change in SCR.	53
3.19	Real-time response of i_{abc} and auxiliary control input under dynamic change in SCR.	53
3.20	Real-time response of v_{abc} and i_d under dynamic change in SCR.	54
3.21	Real-time response of P , Q , v_d and v_q during LVRT.	54
3.22	Real-time response of i_{abc} and auxiliary control input during LVRT.	55
3.23	Real-time response of v_{abc} and i_d during LVRT.	55
4.1	(a) Architecture of three-phase grid-tied IBR (b) Detailed schematic of PLL, CC, and VC	58

4.2	(a) Visual representation of frame transformation (b) Equivalent circuit representing frame transformation	60
4.3	Equivalent circuit representing (a) Dynamics of DC-bus voltage and its controller (b) Dynamics of AC-bus voltage controller	62
4.4	Equivalent circuit representing dynamics of PLL	63
4.5	Equivalent circuit representing dynamics of (a) d - (b) q -axis CC with L filters.	64
4.6	Equivalent circuit representing dynamics of (a) D - and (b) Q -axis grid	65
4.7	Equivalent circuit representing the full-order averaged dynamics of grid-tied IBR	67
4.8	Response of circuit model vs. averaged model	71
4.9	Estimates of critical clearing time for (a) case-1 (b) case-2 (c) case-3	72
4.10	Phase portrait analysis to verify the estimates of critical clearing time for (a) case-1 (b) case-2 (c) case-3	72
4.11	Response of three-phase line current and bus voltage for (a) stable case (b) unstable case corresponding to case-1	73
4.12	Response of three-phase line current and bus voltage for (a) stable case (b) unstable case corresponding to case-2	74
4.13	Response of three-phase line current and bus voltage for (a) stable case (b) unstable case corresponding to case-3	75
5.1	Schematic of grid-feeding IBR behind the POS	78
5.2	SRF-PLL	78
5.3	Schematic of multiple grid-feeding IBRs with (a) same POS (b) different POS	79
5.4	Equivalent circuit of multiple grid-feeding IBRs with (a) same POS (b) different POS	79
5.5	Spatial orientation of grid voltage (D-Q) and POS voltage phasors (d-q) in synchronously rotating reference frame	80
5.6	Equivalent circuit of two grid-feeding IBRs having (a) same POS (b) different POS	81

5.7	Large-signal reduced-order model depicting phase's dynamics of two grid-feeding IBRs having (a) same POS (Model-A) (b) different POS (Model-B)	82
5.8	(a) Equivalent circuit (b) Large-signal reduced-order model of PLL synchronized grid-feeding IBR	85
5.9	Responses of detailed model vs. Model-A	91
5.10	Responses of detailed model vs. Model-B	92
5.11	Trajectory of eigenvalues under change in grid voltage for (a) Model-A (b) Model-B with PLL bandwidths 10 Hz and 20 Hz	93
5.12	Time-domain response of Model-A	93
5.13	Time-domain response of Model-B	94
5.14	Estimated ROA under change in (a) SCR and (b) bandwidths of PLL	95
5.15	Estimation of CCT from numerical simulation	95
5.16	Simulation results for fault cleared at 0.25 sec (stable case)	96
5.17	Simulation results for fault cleared beyond 0.25 sec (LOS case)	96
5.18	Simulation results for fault cleared at 0.05 sec (stable case)	97
5.19	Simulation results for fault cleared beyond 0.05 sec (LOS case)	97
5.20	Simulation results for fault cleared at 0.38 sec (stable case)	99
5.21	Simulation results for fault cleared beyond 0.38 sec (LOS case)	99
5.22	Simulation results for fault cleared at 0.1 sec (stable case)	99
5.23	Simulation results for fault cleared beyond 0.1 sec (LOS case)	100
5.24	Schematic of grid-tied inverter with DVC and PLL.	101
5.25	Reduced-order large-signal model of grid-tied IBR magnifying the dynamics of PLL and DVC.	102
5.26	Steady-state solution of equilibrium points w.r.t variation in (a) v_g and v_{dc} (b) v_g and SCR	105
5.27	Dynamical response of (a) E (b) $D(\delta, i_d^*, v_{dc})$ (c) i_{abc} for a grid fault initiated @ 2 s and cleared @ 2.20 s	106

5.28	Dynamical response of (a) E (b) $D(\delta, i_d^*, v_{dc})$ (c) i_{abc} for a grid fault initiated @ 2 s and cleared @ 2.22 s	106
5.29	Dynamical response of (a) E (b) $D(\delta, i_d^*, v_{dc})$ (c) i_{abc} for a grid fault initiated @ 2 s and cleared @ 2.12 s (with change in PI gains of DVC)	107
5.30	Real-time dynamic response of v_{abc} , i_{abc} , $\Delta\omega$ and δ with duration of fault = (a) 0.2 (b) 0.22 s	108
6.1	Architecture of (a) GFL (b) GFM inverter	111
6.2	Diagram of conventional SRF-PLL	111
6.3	Large-signal dynamical model of GFL inverters [55]	112
6.4	Large-signal dynamical model of GFM IBR [62]	114
6.5	Surface plot of V_{gfl}	116
6.6	Surface plot of V_{gfm}	118
6.7	LVRT requirement for grid-tied IBRs	119
6.8	(a) Trajectory of V_{gfl} (b) phase portrait with different clearing time	122
6.9	Response of PCC voltage for a grid fault initiated at 0.2 s and cleared at 0.35 s	123
6.10	(a) Phase portrait with different clearing time (b) PCC voltage for a grid fault initiated at 0.2 s and cleared at 0.75 s for $\frac{X_g}{R_g} = 8$	124
6.11	(a) Phase portrait with different clearing time (b) PCC voltage for a grid fault initiated at 0.2 s and cleared at 0.37 s for $\frac{X_g}{R_g} = 2$	124
6.12	(a) Phase portrait with different clearing time (b) PCC voltage for a grid fault initiated at 0.2 s and cleared at 0.59 s for $\frac{X_g}{R_g} = 8$	125
6.13	(a) Trajectory of V_{gfm} (b) phase portrait with different clearing time	126
6.14	Response of PCC voltage for a grid fault initiated at 0.2 s and cleared at 0.6 s	127
6.15	(a) Phase portrait with different clearing time (b) PCC voltage for a grid fault initiated at 0.2 s and cleared at 0.95 s for $\frac{X_g}{R_g} = 8$	128
6.16	(a) Phase portrait with different clearing time (b) PCC voltage for a grid fault initiated at 0.2 s and cleared at 0.51 s for $\frac{X_g}{R_g} = 8$	129

6.17 Surface plot of $G_1 = (1 - k_{pll}^p L_g I_d) = 0$ 130

6.18 Surface plot of $G_2(\delta)$ 130

6.19 Analytical estimate of the stability boundary for grid-tied IBRs 131

List of Tables

2.1	Nominal parameters of the test system	16
2.2	Nominal parameters of the controller	20
3.1	Nominal system parameters	35
3.2	Controller parameters	35
3.3	Efficacy of the NASC strategy with respect to the state-of-the-art controllers	49
4.1	Nominal Parameters of the test system.	70
5.1	Nominal parameters of the test system (Model-A)	91
5.2	Nominal parameters of the test system (Model-B)	91
5.3	Comparison of computation time (Detailed Model vs. Model-A and B) for simulation time of 2 sec	92

Nomenclature

Acronyms/Abbreviations

AVC AC-bus Voltage Control

CC Current Control

CCT Critical Clearing Time

CHIL Controller-hardware-in-the Loop

CIL Constant Impedance Load

d-q direct-quadrature

DAE Differential-algebraic Equation

DVC DC-bus Voltage Control

GFL Grid-following

GFM Grid-forming

HIL Hardware-in-the-loop

IBRs Inverter-based Resources

IEEE Institute of Electrical and Electronics Engineers

LOS Loss of Synchronism

LVRT Low Voltage Ride-through

MATLAB MATrix LABoratory

NASC Nonlinear Adaptive Stabilizing Control

NDZ Non-detection zone

PC Power controller

PCC Point of Common Coupling

PI Proportional-integral

PLL Phase-locked Loop

POS Point of Synchronization

PSCAD Power Systems Computer Aided Design

RMS Root Mean Square

ROM Reduced-order Model

SCR Short Circuit Ratio

SRF Synchronous Reference Frame

VC Voltage Control

VSC Voltage Source Converter

List of Suffixes/Superscripts

$(\cdot)_i$ Denotes variable for i^{th} IBR

$(\cdot)_{DQ}$ Variables in global frame of reference

$(\cdot)_{dq}$ Variables in local frame of reference

List of Symbols

Δf Frequency deviation from 50.2 Hz ($f - 50.2$).

ΔP Active power mismatch at the PCC

ΔQ Reactive power mismatch at the PCC

δ Angle between the global and local frame of reference

δ^s Post-fault stable equilibrium point

δ^u Post-fault unstable equilibrium point

γ_1 Learning rate

γ_2 Learning rate

γ_{avc} State of AVC

γ_{dq} States of the current controller in d-q frame of reference

γ_{dvc} State of DVC

γ_{pll} State of PLL

ω Angular frequency estimated by PLL (rad/s)

ω_c Cut-off frequency of the low-pass filter of PLL

ω_g Angular frequency of the grid (rad/s)

ω_n Nominal angular frequency (rad/s)

ω_p	Cut-off frequency of the low pass filters present in the active power control loop
ω_q	Cut-off frequency of the low pass filters present in the reactive power control loop
ϕ	Intermediate state of the PLL
Ψ	Power factor angle
σ_1	Damping co-efficient
σ_2	Damping co-efficient
τ	Time constant of the power controller
τ_{dc}	Time constant of the dc-bus capacitor
A	State matrix
B	Input matrix
θ	Phase angle estimated by PLL/PC
θ_g	Phase angle of the grid
ζ	Damping ration of the PLL
BW_{Hz}	Bandwidth of the PLL
C	Capacitance of the local load
C_{dc}	DC-bus capacitance
E	Terminal voltage of the GFM inverter
E_{ref}	Reference terminal voltage of the GFM inverter
f_{op}	Operating frequency of the system

f_{res}	Resonating frequency of the parallel RLC load
$G_{pll}(s)$	Transfer function of PLL
G_{PQ}	Gain of the power controller
i_{dc}^*	Input current to the dc-bus capacitor
i_{dq}^*	Reference set-points to the current controller from outer control loops
I_d	Steady-state value of the d-axis output current
I_m	Short term current carrying capability of the IBR
I_q	Steady-state value of the q-axis output current
i_{dc}	Output current from the dc-bus capacitor
i_{dqg}	Grid-side current d-q frame of reference
I_{dqref}	Constant current reference set-points to the current controller
i_{dq}	Output current of the IBR in d-q frame of reference
k_{avc}^i	Integral gain of the ac-bus voltage controller
k_{cc}^i	Integral gain of the current controller
k_{dvc}^i	Integral gain of the dc-bus voltage controller
k_{pll}^i	Integral gain of the PLL
k_{avc}^p	Proportional gain of the ac-bus voltage controller
k_{cc}^p	Proportional gain of the current controller
k_{dvc}^p	Proportional gain of the dc-bus voltage controller

k_{pll}^p	Proportional gain of the PLL
K_1	Feedback stabilizing gain
K_2	Feedback stabilizing gain
K_3	Feedback stabilizing gain
k_p	Active power droop gain
k_q	Reactive power droop gain
L	Inductance of the local load
L_f	Filter inductance
L_g	Reactance of the grid
P	Instantaneous active power output of IBR
$P(f)$	Real power regulation as a function of frequency
P_{dc}^*	Input power to the dc-bus capacitor
P_G	Active power generation
P_L	Active power consumed by the load
P_n	Nominal base Power
P_{dc}	Output power from the dc-bus capacitor
P_{IBR}	Rated power of the IBR
P_{ref}	Active power reference to the IBR
P_{sat}	Active power output when saturation is activated for GFM IBR

Q	Instantaneous reactive power output of IBR
$Q(V)$	Reactive power regulation with change in voltage
Q_f	Quality factor of the parallel RLC load
Q_G	Reactive power generation
Q_L	Reactive power consumed by the load
Q_{ref}	Reactive power reference to the IBR
Q_{sat}	Reactive power output when saturation is activated for GFM IBR
R	Resistance of the local load
R_f	Filter resistance
R_g	Resistance of the grid
$T(\delta)$	Frame transformation matrix
t_s	Settling time of PLL
T_{cl}	Fault clearing time
T_{cr}	Critical clearing time
V	Operating RMS PCC voltage
v_{dc}^*	Reference set-point of DVC
v^{pos}	Point of synchronization voltage
v_g	Instantaneous grid voltage
V_n	Nominal RMS PCC voltage

v_{ac}	PCC voltage
v_{dc}	DC-bus voltage
v_{dgg}	Voltage of the grid in d-q frame of reference
v_{dqt}	Terminal voltage of the IBR in d-q frame of reference
v_{dq}	PCC voltage in d-q frame of reference
$P(\theta)$	Park's transformation matrix