


CHARACTERIZATION AND MODELING OF ADVANCED CMOS DEVICES AT CRYOGENIC TEMPERATURES

SUMRETI GUPTA



DEPARTMENT OF ELECTRICAL ENGINEERING

INDIAN INSTITUTE OF TECHNOLOGY DELHI

NOVEMBER 2024

© Indian Institute of Technology Delhi (IITD), New Delhi, 2024

CHARACTERIZATION AND MODELING OF ADVANCED CMOS DEVICES AT CRYOGENIC TEMPERATURES


by

SUMRETI GUPTA

Department of Electrical Engineering

Submitted

*in fulfilment of the requirements of the degree of Doctor of Philosophy
to the*



INDIAN INSTITUTE OF TECHNOLOGY DELHI

NOVEMBER 2024

Dedicated to
My Loving Family

Certificate

This is to certify that the thesis entitled “*Characterization and Modeling of Advanced CMOS Devices at Cryogenic Temperatures*”, being submitted by Ms. **Sumreti Gupta** to the Indian Institute of Technology Delhi, is worthy of consideration for the award of the degree of **Doctor of Philosophy** in Department of Electrical Engineering and is a record of the original, bonafide research work carried out by her. The results contained in this thesis have not been submitted in part or in full, to any other University or Institute for the award of any degree or diploma.

I certify that she has pursued the prescribed course of research.

Date:

Prof. Abhisek Dixit

Professor,

Department of Electrical Engineering,

Place:

Indian Institute of Technology Delhi

Hauz Khas, New Delhi - 110016

Acknowledgements

The journey itself imparts far more knowledge than the destination and I am grateful to have had the privilege of receiving guidance and encouragement from many inspiring people during my Ph.D.

First of all, I would like to express my deepest gratitude to Prof. Abhisek Dixit, for giving me the opportunity to work under his supervision at IIT Delhi. His profound expertise and experience in the field of Cryogenic CMOS and compact modeling along with his consistent motivation and indispensable guidance fostered my intellectual growth and assisted me in completing my dissertation. His insightful feedback, encouraging words and patience got me through the difficult phases of my research. Your guidance, sir, has not only influenced my doctoral journey but will further motivate me in my forthcoming pursuits; and for this, I am extremely grateful.

I am grateful to the members of my Ph.D. research committee, Prof. Madhusudan Singh, Prof. Bhaskar Mitra, and Prof. S. R. Sarangi, for enhancing my research through their valuable insights and guidance during the course of my Ph.D. I would also like to thank Prof. V. Ramgopal Rao, Group Vice-Chancellor for BITs Pilani and former Director of IIT Delhi, who has been my SRC chair during the early phase of my research. His technical suggestions and evaluations have greatly enhanced the scope of this work significantly broadening the research potential.

The successful completion of this work has been made possible with the aid of many industrial collaborations that provided me with the necessary hardware support throughout my research. I have used wafers fabricated by IMEC, Leuven, Belgium; IBM Research, Albany, NY, USA; and GlobalFoundries, Malta, USA; for my research. I would like to express my sincere gratitude to Dr. R. A. Vega from IBM, USA, for his immense support and close collaboration on cryogenic mobility work during the most crucial phase of my Ph.D. I would also like to acknowledge our industry collaborators Dr. Bertrand Parvais from IMEC, Belgium; Dr. Purushothaman Srinivasan and Dr. Oscar D. Restrepo from GlobalFoundries, USA for their invaluable suggestions that helped me improve my work.

I gratefully acknowledge the Ph.D. institute fellowship scheme of MoE, Government of India, and Indian Institute of Technology Delhi for extending the necessary financial, technical, and academic support to me for completing this work. I would also like to acknowledge Advanced Electrical Characterization Lab (AECL) under Central Research Facility, IIT Delhi, for the provision of the state-of-the-art equipments crucial to the successful completion of the characterization work in my research. In this regard, I also thank the Department of Science and Technology (DST), Government of India, for funding related to the equipments in the Device and Wafer-Level Characterization Laboratory (DWLCL), IIT Delhi, that were partially used for this work, under grant number CRG/2018/003974, through the Science and Engineering Research Board (SERB).

I am sincerely grateful to my seniors, Dr. Kritika Aditya, Dr. Anshul Gupta, Dr. Charu Gupta, Dr. Chandan Kumar jha, and Dr. Aarti Rathi, for mentoring me in learning the intricacies of lab equipments, protocols and procedures; and instilling in me the ethos of lab work culture. I would also like to thank Dr. Manoj Kumar, Assistant Professor, Guru Gobind Singh Indraprastha University, Delhi; and former postdoctoral researcher IIT Delhi; for his unwavering guidance and strength that bolstered my confidence during times of uncertainty and self-doubt. Further, I would like to take this opportunity to express my heartfelt gratitude to my dear friends and labmates, Asifa, Shivendra, Shruti, Sujit, Deepesh, Amit, Anuj, Mahendra and Parag for their invaluable contributions to my academic and personal journey. Their enthusiasm, sense of humour, and positive energy have kept the lab atmosphere lively and vibrant even on the most challenging days. I would also like to thank Device and Wafer Level Characterization Laboratory staff at IIT Delhi for providing the technical assistance.

Words fall short in expressing the depth of my gratitude to my parents, Smt. Babita Gupta and Sh. Suresh Kumar Gupta. I owe all that I have achieved to my beloved parents, and I am forever indebted to them. I am thankful to them for their selfless love, sacrifices, and endless support in providing me with the best education and the means to pursue my career aspirations. Completing this research would not have been possible without the eternal support from my guiding light, my husband Raghav. I thank him for his boundless love, patience, support and willingness to set aside his own pursuits and priorities to support mine. I would also like to thank my

younger brothers Satyam Gupta and Shivam Gupta for being a source of joy and encouragement and for providing me with all the basic assistance and care that I needed to thrive during my Ph.D. Finally, I am grateful to my parent's in-laws Smt. Neena Kumari and Sh. Som Dutt Sharma; and my brother in-law Kartik Sharma for their support and love. Their encouragement and willingness to accommodate my aspirations have been helpful in enabling me to pursue my dreams and aspirations.

Abstract

The present-day need to handle extremely complex computational problems efficiently and the promising results that quantum computers have demonstrated in this regard has catered attention of the researchers in the quantum computing domain. To achieve the targeted Noisy Intermediate Scale Quantum Computers (NISQ), researchers have been investigating the possible innovative solutions to address the current qubit scale-up challenge. The most promising solution that has emerged is the monolithic integration of qubits and control electronics in silicon, paving the path towards Quantum Integrated Circuits (QICs), which requires qubits and cryo-electronics to be operated at $\sim 1\text{K}$ to 4K temperature.

Research reports from the past have focused on the investigation and to some extent, modeling of planar bulk CMOS and 22nm FDSOI technology for cryogenic electronics applications. This thesis is targeted at cryogenic investigation of sub- 10nm FinFETs and PDSOI devices, and the cryo-compatible industry standard compact models that comprehensively capture the low temperature physics using the most efficient semi-empirical equations. Detailed characterization and analysis of these advanced technology node devices has been done from 300K down to 10K temperature. The temperature trends for transfer and output characteristics; focusing on various electrical parameters such as threshold voltage, subthreshold swing and mobilities; are studied and the plausible underlying physical phenomena have been comprehended. Extensive experimental investigation of electron and hole mobilities in n- and p-channel FinFETs has been presented from 300K to 10K for variable geometry devices. It is found that short-channel FinFETs show mobility degradation that jeopardizes the cryogenic benefits. Further, multifrequency capacitance and conductance behavior of these devices has been evaluated to understand the effect of frequency coupled with cryo-temperatures on interface defects/traps, series resistance, dielectric response time and the tunneling currents.

After a detailed study on FinFETs, the impact of cryogenic temperature on the performance of SOI technology is evaluated. For SOI, self-heating due to the presence of thermally isolating BOX layer is a major concern. Thermal behavior of the 45nm PDSOI devices has been examined at cryogenic temperatures. Due to the reduced thermal conductivities at cryogenic temperatures, aggravated self-heating effect is

observed at low temperatures. Another major issue with PDSOI devices is the memory effect due to floating body charge instability, which has also been extensively addressed in this thesis.

The industry-standard compact models have been used over the years for commercial applications. With the advent of cryogenic applications of CMOS devices, these models need to be extended for these cryogenic effects. Hence, this thesis also presents a unified compact model that can be used to predict MOS device characteristics from room temperature down to cryogenic temperature by proposing modifications to BSIM-CMG and commercial PDKs. The circuit-level simulations are performed at cryogenic temperatures to understand the circuit implications of the low-temperature effects and to test the applicability of the proposed models.

सार

वर्तमान समय में अत्यधिक जटिल कम्प्यूटेशनल समस्याओं को कुशलतापूर्वक संभालने की आवश्यकता है और इस संबंध में क्वांटम कंप्यूटरों ने जो आशाजनक परिणाम प्रदर्शित किए हैं, उन्होंने क्वांटम कंप्यूटिंग क्षेत्र में शोधकर्ताओं का ध्यान आकर्षित किया है। लक्षित नॉइज़ इंटरमीडिएट स्केल क्वांटम कंप्यूटर (एनआईएसक्यू) को प्राप्त करने के लिए, शोधकर्ताओं और उद्योगपतियों ने वर्तमान क्वाबिट स्केल-अप चुनौती से निपटने के लिए संभावित नवीन समाधानों की जांच शुरू कर दी है। सबसे आशाजनक समाधान जो सामने आया है वह क्वांटम इंटीग्रेटेड सर्किट (क्यूआईसी) की दिशा में मार्ग प्रशस्त करने वाले सिलिकॉन में क्वाबिट और नियंत्रण इलेक्ट्रॉनिक्स का अखंड एकीकरण है, जिसके लिए ~१ कैल्विन से ४ कैल्विन पर संचालित होने के लिए क्वाबिट और क्रायो-इलेक्ट्रॉनिक्स की आवश्यकता होती है।

अतीत की शोध रिपोर्टों ने मुख्य रूप से जांच और कुछ हद तक क्रायोजेनिक इलेक्ट्रॉनिक्स अनुप्रयोगों के लिए प्लेनर बल्क सीएमओएस और २२-एनएम एफडीएसओआई तकनीक के मॉडलिंग पर ध्यान केंद्रित किया है। यह थीसिस उप-१० -एनएम फिनफेट और पीडीएसओआई उपकरणों की क्रायोजेनिक जांच और क्रायो-संगत उद्योग मानक कॉम्पैक्ट मॉडल पर लक्षित है जो सबसे कुशल अर्ध-अनुभवजन्य समीकरणों का उपयोग करके कम तापमान भौतिकी को व्यापक रूप से कैप्चर करते हैं। इन उन्नत प्रौद्योगिकी नोड उपकरणों का विस्तृत लक्षण वर्णन और विश्लेषण ३०० कैल्विन से १० कैल्विन तक किया गया है। स्थानांतरण और आउटपुट विशेषताओं के लिए तापमान रुझान; थ्रेशोल्ड वोल्टेज, सबथ्रेशोल्ड स्विंग और मोबिलिटी जैसे विभिन्न विद्युत मापदंडों पर ध्यान केंद्रित करना; अध्ययन किया गया है और संभावित अंतर्निहित भौतिक घटनाओं को समझा गया है। विभिन्न ज्यामिति उपकरणों के लिए ३०० कैल्विन से १० कैल्विन तक एन- और पी-चैनल फिनफेट में इलेक्ट्रॉन और छेद मोबिलिटी की व्यापक प्रयोगात्मक जांच प्रस्तुत की गई है। यह पाया गया है कि शॉर्ट-चैनल फिनफेट मोबिलिटी में गिरावट दिखाते हैं जो क्रायोजेनिक लाभों को खतरे में डालता है। इसके अलावा, इंटरफ़ेस दोष/जाल, श्रृंखला प्रतिरोध, ढांकता हुआ प्रतिक्रिया समय और सुरंग धाराओं पर क्रायो-तापमान के साथ युग्मित आवृत्ति के प्रभाव को समझने के लिए इन उपकरणों की बहुआवृत्ति समाई और चालन व्यवहार का मूल्यांकन किया गया है।

फिनफेट पर एक विस्तृत अध्ययन के बाद, एसओआई प्रौद्योगिकी के प्रदर्शन पर क्रायोजेनिक तापमान के प्रभाव का मूल्यांकन किया गया है। एसओआई के लिए, थर्मल इंसुलेटिंग बॉक्स परत की उपस्थिति के कारण स्व-हीटिंग एक प्रमुख चिंता का विषय है। क्रायोजेनिक तापमान पर ४५ एनएम पीडीएसओआई उपकरणों के थर्मल व्यवहार की जांच की गई है। क्रायोजेनिक तापमान पर तापीय चालकता कम होने के कारण, कम तापमान पर एकत्रित स्व-ताप प्रभाव देखा जाता है। पीडीएसओआई उपकरणों के साथ एक और प्रमुख मुद्दा फ्लोटिंग बॉडी चार्ज अस्थिरता के कारण मेमोरी प्रभाव है, जिसे इस थीसिस में भी बड़े पैमाने पर संबोधित किया गया है।

उद्योग-मानक कॉम्पैक्ट मॉडल का उपयोग वर्षों से व्यावसायिक अनुप्रयोगों के लिए किया जाता रहा है और सीएमओएस उपकरणों के क्रायोजेनिक अनुप्रयोगों के आगमन के साथ, इन मॉडलों को उपरोक्त क्रायोजेनिक प्रभावों के लिए परिष्कृत करने की आवश्यकता है। इसलिए, यह थीसिस एक एकीकृत कॉम्पैक्ट मॉडल भी प्रस्तुत करती है जिसका उपयोग बीएसआईएम-सीएमजी और वाणिज्यिक पीडीके में संशोधन का प्रस्ताव करके कमरे के तापमान से क्रायोजेनिक तापमान तक एमओएस उपकरणों की विशेषताओं की भविष्यवाणी करने के लिए किया जा सकता है। कम तापमान प्रभावों के सर्किट निहितार्थ को समझने और प्रस्तावित मॉडल की प्रयोज्यता का परीक्षण करने के लिए सर्किट-स्तरीय सिमुलेशन क्रायोजेनिक तापमान पर किया जाता है। कुल मिलाकर, यह थीसिस संभावित उन्नत प्रौद्योगिकी नोड उपकरणों के क्रायोजेनिक व्यवहार के बारे में प्रारंभिक ज्ञान प्रदान करती है जो भविष्य के क्वांटम कंप्यूटिंग उद्योग को चला सकते हैं।

Contents

Certificate	i
Acknowledgements	ii
Abstract	v
Contents	ix
List of Figures	xiii
List of Tables	xix
Physical Constants	xxi
Symbols	xxiii
Abbreviations	xxv
1 Introduction	1
1.1 Towards the era of Quantum Computing	1
1.2 Fault tolerant Intermediate Scale Quantum Computers: Realization and Challenges	3
1.3 Cryo-CMOS for Quantum applications: State-of-the-art	8
1.4 MOSFET physics at cryo-temperature	10
1.5 Cryo-Compatible Compact models	16
1.6 Cryogenic Characterization	17
1.7 Dissertation Objectives and Organization	21
2 Cryogenic Temperature DC-IV Measurements and Compact Mod- eling of Bulk FinFETs for Quantum Computing Applications	43

2.1	Introduction	43
2.2	DC Characterization down to cryogenic temperatures	44
2.3	Modeling Results at 300K	46
2.4	Low temperature Modeling Results	48
2.5	Summary	50
3	Effective Channel Mobility Extraction and Modeling of Bulk CMOS FinFETs in Cryogenic Temperature Operation	57
3.1	Introduction	57
3.2	Device Description and Measurement Setup	59
3.3	Results and Discussion	61
3.3.1	Effective Mobility Extraction From 300K to 10K	61
3.3.2	Mobility Degradation and Temperature Dependence	64
3.4	Modeling	70
3.4.1	SS and Threshold voltage (V_t) modeling	70
3.4.2	I_{ds} - V_{gs} and μ_{eff} modeling	73
3.4.3	Benchmark Tests	77
3.5	Summary	78
4	Investigation and Modeling of Multifrequency CV Characteristics for Bulk FinFETs at Cryogenic Temperatures	87
4.1	Introduction	87
4.2	Device Specification and Measurement Setup	89
4.3	Results and Discussion	90
4.3.1	Temperature dependence of multifrequency C_m - V_{gs} characteristics	90
4.3.2	Temperature dependence of accumulation region surface potential quotient	98
4.3.3	Low-temperature C_m - V_{gs} modeling	100
4.4	Summary	102
5	Investigation and Sub-circuit modeling of Self-heating in PDSOI NFETs at Cryogenic Temperatures using Pulsed IV Technique	109
5.1	Introduction	109
5.2	Device Description and Measurement Setup	111
5.2.1	Device description	111
5.2.2	Measurement setup	112
5.3	Results and Discussion	113
5.3.1	Extraction of isothermal characteristics from 300K to 10K	113
5.3.2	Temperature and width dependence of extracted SHF characteristics	117
5.3.3	R_{th} extraction and its temperature and width dependence	120

5.3.4	Statistical variation and error analysis	126
5.4	Modeling	127
5.4.1	DC characteristics modeling results	127
5.4.2	Sub-circuit modeling results for <i>SHE</i>	130
5.5	Summary	134
6	Memory effects in 45-nm PDSOI MOSFETs at Cryogenic Temperatures	141
6.1	Introduction	141
6.2	Measurement Setup and Device details	142
6.3	Results and Discussion	144
6.3.1	Pulsed Characteristics under different Q -points from 300K to 10K	144
6.3.2	CMOS circuit implications of transient effects at cryogenic temperatures	149
6.4	Summary	152
7	Conclusion	157
7.1	Scope for Future Work	161
A	MATLAB SCRIPTS	165
A.1	Parse files	165
A.2	Mobility extraction	167
A.3	Multifrequency CV script	173
B	PEL SCRIPTS IN ICCAP	177
B.1	Creating DUTs	177
B.2	Importing data	179
B.3	V_t extraction over temperature	180
	List of Publications	186
	Biography	190

List of Figures

1.1	(a) and (b) Quantum Supremacy by Sycamore Quantum Processor with 53 qubits over conventional supercomputers [4]-[5], (c) and (d) Challenges towards following Rose's roadmap [14].	3
1.2	Some of the possible qubit implementations with associated error rates and number of qubits[16].	4
1.3	IBM's projected roadmap for quantum development[22].	5
1.4	(a) Readout for spin-based qubits [29], (b) Intel's Tunnel Falls [30], and (c) Quantum dot demonstration in III-V semiconductor [32]. . . .	6
1.5	(a) Conventional Quantum Computer issues, (b) Cryo-CMOS controller with few complex functionalities at 4K [35], and (c) Monolithic design for QCs [36].	7
1.6	Cryogenic probe station with zoomed view of probes and sample stage.	17
1.7	Optimized measurement approach for cryogenic characterization. . .	18
1.8	(a) B1500A Semiconductor Parameter Analyzer, (b) MFCMU and SCUU for CV measurements, and (c) WGF MU for pulsed characterization.	20
2.1	A TEM image of the bulk FinFET across S/D region	45
2.2	I_{ds} - V_{gs} characteristics at $T = 300\text{K}$ for $V_{ds} = 50\text{ mV}$. Symbols: Measurement data. Lines: BSIM-CMG model.	46
2.3	I_{ds} - V_{gs} characteristics at $T = 300\text{K}$ for $V_{ds} = 1\text{ V}$. Symbols: Measurement data. Lines: BSIM-CMG model.	47
2.4	g_m - V_{gs} characteristics at $T = 300\text{K}$ for $V_{ds} = 50\text{ mV}$. Symbols: Measurement data. Lines: BSIM-CMG model.	47
2.5	(a) I_{ds} - V_{ds} characteristics and (b) g_{ds} - V_{ds} characteristics, of $L_g = 20\text{ nm}$ for V_{gs} ranging from 0.4 V to 1 V at $T = 300\text{K}$. Symbols: Measurement data. Lines: BSIM-CMG model.	48
2.6	Model-hardware correlation for I_{ds} - V_{gs} characteristics from 353K to 4K at (a) $V_{ds} = 50\text{ mV}$ and (b) $V_{ds} = 1\text{ V}$, for $L_g = 20\text{ nm}$. Symbols: Measurement data. Lines: BSIM-CMG model.	49
2.7	Model-hardware correlation for (a) Threshold voltage (V_t) vs. temperature at $V_{ds} = 50\text{ mV}$, 1 V and (b) Subthreshold swing (SS) vs. temperature at $V_{ds} = 1\text{ V}$, for $L_g = 20\text{ nm}$. Symbols: Measurement data. Lines: BSIM-CMG model.	50

2.8	Model-hardware correlation of I_{ds} versus Temperature. For measurements, linear $V_{ds} = 50$ mV and saturation $V_{ds} = 1$ V was used. Symbols: Measurement data. Lines: BSIM-CMG model	51
3.1	TEM cross section of the FinFET.	59
3.2	Capacitance–voltage (C_{gc} - V_{gs}) characteristics for (a) gate length (L_g) = 60 nm, p-FinFET; (b) $L_g = 60$ nm, n-FinFET; (c) $L_g = 40$ nm, p-FinFET; and (d) $L_g = 40$ nm, n-FinFET. Inset in (c) shows various parasitic capacitances.	62
3.3	Inversion capacitance (C_{inv})– L_g characteristics for (a) n-FinFET and (b) p-FinFET. Inset in (a) represents C_{inv} as a series combination of oxide capacitance (C_{ox}) and inversion layer capacitance (C_i). C_{inv} is obtained at overdrive voltage ($ V_{od} $) of 0.8 V. $ V_{od} = V_{gs} - V_t $, where V_{gs} represents the gate-to-source voltage and V_t is the threshold voltage.	63
3.4	(a) Channel length reduction factor (ΔL) variation with temperature (T). (b) Temperature dependence of EOT. Dashed lines are the best-fit lines. Dotted lines represent the percentage change in EOT across extreme temperatures.	64
3.5	Channel resistance (R_{ch}) at various overdrive voltages ($ V_{od} $) for $L_g = 60$ nm (a) n-FinFET and (b) p-FinFET. The insets represent the corresponding characteristics for $L_g = 40$ nm.	64
3.6	Effective mobility (μ_{eff}) versus $ V_{od} $ characteristics from 300K to 10 K for (a) $L_g = 60$ nm, n-FinFET; (b) $L_g = 60$ nm, pFinFET; (c) $L_g = 40$ nm, n-FinFET; and (d) $L_g = 40$ nm, p-FinFET.	65
3.7	(a) Peak effective mobility ($\mu_{eff,peak}$) as a function of L_g for electrons of n-FinFET and holes of p-FinFET. (b) Effective mobility at high $ V_{od} $ of 0.55 V ($\mu_{eff,sur}$) as a function of L_g for electrons of n-FinFET and holes of p-FinFET. m represents the slope and dashed lines are the best-fit lines.	66
3.8	(a) $\mu_{eff,peak}$ versus T for n-FinFET. (b) $\mu_{eff,peak}$ versus T for p-FinFET. (c) $\mu_{eff,sur}$ versus T for n-FinFET. (d) $\mu_{eff,sur}$ versus T for p-FinFET. $\mu_{eff,sur}$ represents μ_{eff} values at $ V_{od} = 0.55$ V. $L_g = 60$ and 40 nm for these devices. m represents the slope and dashed lines are the best-fit lines.	68
3.9	Y-function ($I_{ds}/\sqrt{g_m}$) versus V_{gs} at different T for n-FinFET with L_g (a) 60 and (b) 40 nm.	69
3.10	For n-FinFET with $L_g = 60$ and 40 nm (a) low field mobility (μ_0) normalized to room temperature low field mobility versus T . (b) $\mu_{eff,peak}$ normalized to $\mu_{eff,peak}$ at 300K versus T	69
3.11	I_{ds} – V_{gs} characteristics at different temperatures for (a) $L_g = 60$ nm, n-FinFET; (b) $L_g = 60$ nm, p-FinFET; (c) $L_g = 40$ nm, n-FinFET; and (d) $L_g = 40$ nm, p-FinFET. Applied drain-to-source voltage, $ V_{ds} = 50$ mV. Symbols: measured data. Solid lines: proposed model.	71

3.12	Model-hardware correlation of SS versus T for (a) $L_g = 60$ nm, n- and p-FinFETs and (b) $L_g = 40$ nm, n- and p-FinFETs.	72
3.13	V_t model-hardware correlation plots at different temperatures for n- and p-FinFETs with L_g (a) 60 and (b) 40 nm.	73
3.14	Model-hardware correlation of μ_{eff} - $ V_{od} $ characteristics at different temperatures for (a) $L_g = 60$ nm, n-FinFET; (b) $L_g = 60$ nm, p-FinFET; (c) $L_g = 40$ nm, n-FinFET; and (d) $L_g = 40$ nm, p-FinFET	75
3.15	(a) Coulombic Scattering related parameter versus T . (b) Surface-Scattering-related parameter versus T . Symbols represent the parameter values and dotted lines are the best-fit lines.	77
3.16	(a) DC gummel symmetry test at $T = 10$ K. (b) Single-tone harmonic balance simulations at $T = 10$ K upto fifth order harmonic, $V_{gs} = 400$ mV and fundamental frequency (f_0) = 1 MHz, m represents slope. (c) Gate charge symmetry. (d) AC symmetry for source-drain.	78
4.1	Schematic view of the measurement circuit configuration.	90
4.2	Capacitance-Voltage (C_m - V_{gs}) characteristics over frequency (f) range from 10 KHz to 1 MHz for temperature (T): (a) 300K, (b) 77K, and (c) 10K.	91
4.3	Capacitance-Voltage (C_m - V_{gs}) characteristics from 300K to 10K for frequencies (f): (a) 10 KHz, (b) 100 KHz, and (c) 1 MHz.	92
4.4	(a) Flatband voltage (V_{fb}) variation with temperature and frequency, (b) % Dispersion as a function of temperature for a decade frequency change.	93
4.5	Series Resistance (R_s) as a function of frequency for different temperatures at $V_{gs} = -0.8$ V. $T1$, $T2$ and $T3$ represent temperature points 300K, 77K, and 10K respectively, while $f1$, $f2$ and $f3$ are frequencies 10 KHz, 100 KHz, and 1 MHz respectively. Inset represents R_s as a function of T for $f2$ and $f3$	94
4.6	(a) MOS equivalent circuit including substrate time constant effects [15], (b) Equivalent measurement circuit for C_m and conductance (G_m), and (c) Equivalent parallel circuit [8].	95
4.7	Normalized parallel conductance (G_p/ω) as a function of ω characteristics for: (a) $V_{gs} = -1$ V, $T = 300$ K to 10K; (b) $V_{gs} = -0.8$ V, $T = 300$ K to 10K; (c) $T = 300$ K, $V_{gs} = -1$ V to -0.6 V; and (d) $T = 30$ K, $V_{gs} = -1$ V to -0.6 V.	97
4.8	Substrate time constant (τ_{sub}) as a function of temperature.	97
4.9	(a) $\sqrt{C_m^{-1} \left(\frac{dC_m}{dV_{gs}} \right)}$ as a function of C_m characteristics in accumulation for $T = 300$ K, 150K and 77K at $f = 100$ KHz; and (b) Temperature dependence of accumulation region surface potential quotient (β_{acc}).	99

4.10	Model-hardware correlated C_m - V_{gs} characteristics at different temperatures for frequency: (a) 10 KHz, (b) 100 KHz, and (c) 1 MHz.	102
5.1	Schematic showing the DUT connections with waveform generator fast measurement unit (WGFMU), along with the applied biasing conditions at the gate and drain terminals.	112
5.2	Extraction procedure to obtain isothermal output characteristics.	114
5.3	For $W_{tot} = 760$ nm device: (a) Drain current time evolution profile (I_d - t trace) for various rise times (t_{rise}) and (b) Enlarged view of measured and fitted I_d - t curve with $t_{rise} = 50$ ns. Applied drain-to-source voltage, $V_{ds} = 900$ mV and chuck temperature (T_{chuck}) = 10K.	115
5.4	For $W_{tot} = 760$ nm device, $I_{d,rise}$ as a function of t_{rise} at: (a) $T_{chuck} = 10$ K while V_{ds} is varied from 900 mV to 400 mV in steps of 100 mV, and (b) $V_{ds} = 900$ mV for various T_{chuck} . Symbols represent $I_{d,rise}$ values and the dashed lines are the best-fit lines.	116
5.5	For $W_{tot} = 152$ nm device, drain current time evolution profile (I_d - t trace) for various rise times (t_{rise}) at chuck temperature (T_{chuck}) = 10K and applied drain-to-source voltage, $V_{ds} = 900$ mV. The inset represents the $I_{d,rise}$ values extrapolated to $t_{rise} \sim 0$ ns at $T_{chuck} = 10$ K while V_{ds} is varied from 900 mV to 400 mV in steps of 100 mV. Symbols in the inset represent $I_{d,rise}$ values and the dashed lines are the best-fit lines.	118
5.6	(a) and (b) Extracted self-heating free (SHF) characteristics at various T_{chuck} for $W_{tot} = 760$ nm and 152 nm respectively; (c) and (d) Comparison between DC and SHF characteristics at 10K for $W_{tot} = 760$ nm and 152 nm respectively.	119
5.7	(a) $\Delta I_{on}\%$ variation with T_{chuck} , and (b) $\Delta I_d\%$ variation with V_{ds} at $T_{chuck} = 10$ K. Symbols represent the data and dashed lines are the best-fit lines. m having units of V^{-1} represents the slope.	120
5.8	Effective thermal resistance (R_{th}) extraction from intersection points of DC and isothermal characteristics at different T_{chuck} for: (a)-(c) $W_{tot} = 760$ nm device; and (d) $W_{tot} = 152$ nm device. The inset shows the enlarged view of the intersection.	121
5.9	Comparison of R_{th} vs. device temperature (T_{dev}) plot, extracted at different T_{chuck} from conventional (ΔT vs. P_{dis}) as well as by using optimized approach.	122
5.10	For $W_{tot} = 760$ nm and 152 nm devices: (a) R_{th} as a function of T_{chuck} , (b) ΔT as a function of T_{chuck} .	123
5.11	Layouts for devices with different W_{tot} having multiplicity through N_f of 5 and 1.	125

5.12	Using 95% confidence bound limit: (a), (b) %Relative error in $\Delta I_{on}\%$ and R_{th} ; and (c), (d) $\Delta I_{on}\%$ and R_{th} with calculated error bars respectively at different T_{chuck} . Dotted lines in (a) and (b) mark the error margin of 1% and 15% respectively. W_{tot} for devices = 152 nm.	127
5.13	For $W_{tot} = 760$ nm, model-hardware correlation using PDK of I_{ds} - V_{gs} characteristics at $T_{chuck} = 300K$ and $250K$ for V_{ds} : (a) 50 mV and (b) 900 mV. Symbols: Measured data, Solid lines: PDK model.	128
5.14	For $W_{tot} = 760$ nm, model-hardware correlation using PDK of output characteristics at: (a) different V_{gs} when $T_{chuck} = 300K$ and (b) $V_{gs} = 900$ mV for various T_{chuck} respectively. Symbols: Measured data, Solid lines: PDK model.	129
5.15	Modeling strategy for capturing device behavior over a wide temperature range.	130
5.16	(a) Proposed sub-circuit model, (b) R_{drain} as a function of T_{chuck} for $V_{ds} = 900$ mV, and (c) Variation in R_{drain} with self-heating switch $SHMOD$ at low temperatures.	132
5.17	Model-hardware correlation at different T_{chuck} using proposed sub-circuit for: (a) and (c) DC output characteristics for $W_{tot} = 760$ nm and 152 nm respectively; (b) and (d) SHF output characteristics for $W_{tot} = 760$ nm and 152 nm respectively. $V_{gs} = 900$ mV.	133
6.1	Gate and drain pulses for the two Q -point conditions.	143
6.2	Output characteristics at various pulse widths (τ) for: (a) NFET, and (b) PFET. Gate-to-source voltage ($ V_{gs} $) is varied from 0.9 V to 1.2 V in steps of 100 mV.	145
6.3	Pulse width (τ) dependence of $ I_d $ for: (a) NFET, and (b) PFET. Gate-to-source voltage ($ V_{gs} $) is varied from 0.9 V to 1.2 V in steps of 100 mV and $ V_{ds} = 1V$.	145
6.4	At $ V_{gs} = 0.9$ V, output characteristics for various τ under $Q1$ and $Q2$ ($ V_{gsq} = 1V$) for: (a) PFET and (b) NFET.	146
6.5	τ dependence of $ \Delta I_{d,gate} \%$ due to different initial Q - point conditions ($ V_{gsq} = 1V$ for $Q2$) for: (a) NFET and (b) PFET.	147
6.6	For $\tau = 200$ ns, effect of different $ V_{gsq} $ on $ \Delta I_{d,gate} \%$ for: (a) NFET and (b) PFET.	147
6.7	For $ V_{gs} = 0.9$ V, $ V_{gsq} = 1$ V under $Q2$ and $\tau = 200$ ns, output characteristics under different Q -points at various temperature T for: (a) PFET and (b) NFET.	148
6.8	Temperature dependence of $ \Delta I_{d,gate} \%$ at $ V_{gs} = 0.9$ V while $ V_{gsq} = 1$ V under $Q2$ and $\tau = 200$ ns for: (a) PFET and (b) NFET.	149
6.9	Schematic showing CMOS inverter along with two cases for input (V_{in}).	150
6.10	Model-hardware correlation using PDK of DC as well as pulsed $ I_d $ - $ V_{ds} $ characteristics at $ V_{gs} = 0.9$ V under different Q -point at 300K for: (a) NFET and (b) PFET.	150

6.11	Model-hardware correlation using PDK of pulsed $ I_d $ - $ V_{ds} $ characteristics under $Q1$ at 50K	151
6.12	Output fall-time delay (TD_f) simulations for: (a) case A and B at 300K and (b) case A from 300K to 50K.	152

List of Tables

3.1	Optimized values for Surface Scattering Parameters.	76
3.2	Optimized values for Coulomb Scattering Parameters.	76
3.3	Optimized values for Phonon Scattering Parameters.	76
4.1	Optimized values for Parameters.	101
5.1	Fitting Parameters for R_{th} and ΔT equations.	125
5.2	Optimized values for the Sub-circuit model.	133
6.1	Different Q -point conditions used for analysis of floating-body transient effect.	144

Physical Constants

Name	Symbol	Value
Dielectric constant of Silicon	ϵ_{Si}	11.7
Dielectric constant of Silicon dioxide	ϵ_{SiO_2}	3.9
Dielectric constant of Hafnium oxide	ϵ_{HfO_2}	20
Bandgap of Silicon	E_g	1.12 eV

Symbols

Symbol	Description
N_{fin}	No. of fins
H_{fin}	Fin Height
W_{tot}	Total Width
L_g	Designed gate length
V_{gs}	Gate-to-source voltage
V_{ds}	Drain-to-source voltage
μ_{eff}	Effective mobility
V_t	Threshold voltage
V_{th}	Thermal voltage
L_{eff}	Effective length
Q_i	Inversion charge
C_{ox}	Oxide capacitance
t_{inv}	Inversion thickness
C_{inv}	Inversion capacitance
g_m	Transconductance
g_{ds}	Output conductance
ΔL	Channel length reduction factor
R_{ch}	Channel resistance
V_{od}	Overdrive voltage
R_S	Series resistance
V_{fb}	Flatband voltage
β_{acc}	Accumulation region surface potential quotient
τ_{sub}	Substrate time constant
R_{th}	Thermal resistance

K_{th}	Thermal conductance
T_{chuck}	Chuck temperature
ΔT	Temperature rise
q_b	Body charge
TD_f	Output fall-time delay
I_{on}	On current
t	Time
T	Temperature

Abbreviations

Abbreviation	Description
BEOL	Back End Of Line
BSIM	Berkeley Short-Channel IGFET Model
BTI	Bias Temperature Instability
CCR	Closed Cycle Refrigerator
CMG	Common Multi-Gate
CMOS	Complementary Metal Oxide Semiconductor
CV	Capacitance versus Voltage
DIBL	Drain Induced Barrier Lowering
DR	Dilution Refrigerator
DUT	Device Under Test
EOT	Equivalent Oxide Thickness
FinFET	Fin Field Effect Transistor
GSWU	Guard Switch Unit
HCD	Hot Carrier Degradation
IC	Integrated Circuit
ITRS	International Technology Roadmap for Semiconductors
MFCMU	Multi Frequency Capacitance Measurement Unit
MOSFET	Metal Oxide Semiconductor Field Effect Transistor
NISQ	Noisy Intermediate Scale Quantum
PDK	Process Design Kit
QC	Quantum Computer
QD	Quantum Dot
QIC	Quantum Integrated Circuit
qLPDC	Quantum Low-Density Parity Check
QPU	Quantum Processing Unit

RSU	R emote S witch U nit
RTS	R andom T elegraph S ignal
SCE	S hort C hannel E ffects
SCUU	S MU C MU U nify U nit
SHE	S elf H eating E ffect
SHF	S elf H eating F ree
SOC	S ystem O n C hip
SOI	S ilicon O n I nsulator
SS	S ubthreshold S wing
TCAD	T echnology C omputer A ided D esign
TDDB	T ime D ependent D ielectric B reakdown
TEM	T ransmission E lectron M icroscopy
TMP	T urbo M olecular P ump
TPS	T urbo P umping S ystem
VCO	V oltage C ontrolled O scillator
WGFMU	W aveform G enerator F ast M easurement U nit