

TUNNEL FIELD EFFECT TRANSISTORS FOR ULTRA-LOW POWER CIRCUITS: DESIGN, SIMULATION AND MODELING

DAWIT BURUSIE ABDI



**DEPARTMENT OF ELECTRICAL ENGINEERING
INDIAN INSTITUTE OF TECHNOLOGY DELHI**

DECEMBER 2016

©Indian Institute of Technology Delhi (IITD), New Delhi, 2016

TUNNEL FIELD EFFECT TRANSISTORS FOR ULTRA-LOW POWER CIRCUITS: DESIGN, SIMULATION AND MODELING

by

DAWIT BURUSIE ABDI

Department of Electrical Engineering

Submitted

in fulfilment of the requirements of the degree of Doctor of Philosophy

to the



INDIAN INSTITUTE OF TECHNOLOGY DELHI

DECEMBER 2016

To my mother
Kite

Certificate

This is to certify that the thesis entitled “*Tunnel Field Effect Transistors for Ultra-low Power Circuits: Design, Simulation and Modeling*” being submitted by **Mr. Dawit Burusie Abdi** for the award of the degree of **Doctor of Philosophy** in the Department of Electrical Engineering, Indian Institute of Technology Delhi, is a record of bonafide work done by him under my supervision and guidance. The matter embodied in this thesis has not been submitted for the award of any other degree or diploma.

Date:	Dr. Mamidala Jagadesh Kumar
Place: New Delhi	Professor
	Department of Electrical Engineering,
	Indian Institute of Technology Delhi
	New Delhi – 110 016, INDIA

Acknowledgements

First and foremost, I would like to express my sincere gratitude to my advisor Prof. M. Jagadesh Kumar for his continuous support, guidance and enthusiastic encouragement. His suggestions, useful critiques and extensive discussions helped me throughout the time of research and writing of this thesis. Working with him has been the most rewarding experience of my life.

I would also like to thank the members of my thesis committee: Prof. Jayadeva, committee chairman, Dr. Mukul Sarkar, and Dr. Rajendra Singh, for their precious time, insightful comments and encouragement throughout my study. In addition, I am grateful to Dr. Shouri Chatterjee and Prof. Basabi Bhaumik for their help and care during my stay in the institute.

I sincerely acknowledge the Indian Institute of Technology Delhi (IIT Delhi), for providing me the chance to pursue my Ph.D. studies by covering the financial assistance in the form of Institute Scholarship for Ph.D. Assistantship from the program running under memorandum of understanding (MoU) between the Addis Ababa University, Ethiopia and the Indian Institute of Technology Delhi, India, which enabled me to perform my work comfortably. Besides, I am thankful to the Nanoscale Research Facility at IIT Delhi for the additional financial assistance on a number of occasions.

I thank the authorities of Addis Ababa Science and Technology University (AASTU) for granting me a study leave to carry out this Ph.D. work.

Many thanks to the colleagues at AASTU and IIT Delhi for their friendship. I am especially indebted to Anteneh Wodajo at AASTU for his generosity. I am also very thankful to Dhanaraj, Gajendra and all Ethiopian friends at IIT Delhi for the care and

help they provided during my tough times in the first year of stay outside my home country.

I also thank my fellow lab-mates for the stimulating discussions and their help to make my stay in the last four years comfortable. Especially, I am grateful to Sindhu, Avikal, Sumeet, Kanika, Kanan, Rajat, Saketh (now at Technische Universität Chemnitz, Germany) and Pratyush (now at the University of Notre Dame, USA) for the enlightening discussions.

I am also deeply thankful to my childhood friend, Wendimeabezahu Kassahun (Bush), for always being there whenever I needed him.

Last but not the least, I would like to thank my beloved mother, grandmother, brothers and sisters for their unconditional love and affection.

Dawit

Abstract

The significant challenges of power dissipation in scaled down complementary metal oxide semiconductor (CMOS) devices together with the need for long battery life in the growing battery-powered portable devices are driving the research to find alternative switches that (i) overcome the fundamental 60 mV/decade subthreshold swing (SS) limit at room temperature of metal oxide field effect transistors (MOSFETs) and (ii) exhibit low OFF-state current. The tunnel field effect transistor (TFET), which is the focus of this thesis, is one such switch which exhibits both these characteristics due to its band to band tunneling carrier injection mechanism and reverse-biased diode nature, respectively. However, the ON-state current of the TFET is far below that of a MOSFET and furthermore, the TFET is inherently an ambipolar device. These inferior (compared to a MOSFET) and undesired characteristics of a TFET, which affect the performance and may also lead to the malfunctioning of the circuits, limit its application for ultra-low power circuits.

Different TFET designs are being explored to enhance the ON-state current and suppress the ambipolar behavior of a TFET. Introducing a pocket doped region of opposite type to the source dopant next to the source region is among the proposed techniques to enhance the ON-state current and the subthreshold swing of TFET. This structure with introduced pocket doped region is called the PNPn TFET. The introduction of a pocket doped region enhances the electric field at the tunneling junction resulting in a higher ON-state current and a steeper subthreshold slope compared to the conventional p-i-n TFET. However, to achieve these desired characteristics, the doping transition from the source to the pocket region should be

steep and the pocket doped region should be fully depleted. These design constraints make the realization of the ideal pocket region very challenging with current fabrication technologies like ion implantation (for lateral PNP TFET) and epitaxial growth (for vertical PNP TFET). Therefore, a technique which eases the realization of the N^+ pocket of the PNP TFET without the need for a separate implantation or an epitaxial growth is proposed using the charge plasma concept and is investigated using 2D TCAD simulations. Due to the absence of (i) an extra doping step and (ii) complications associated with chemical dopings, the proposed approach overcomes the difficulties of realizing a narrow and fully depleted pocket region of PNP TFET. The effect of localized charges on the threshold voltage of the PNP TFET is also analytically modeled and the accuracy of the proposed model is verified by comparing the model results with 2D TCAD simulation results.

Although there are different proposed techniques to suppress the ambipolar conduction of the TFET, none are without their own drawbacks. This absence of an effective and drawback free suppression technique makes the choice of one technique over the other to depend on the specific requirement of the application and thus, calls for the investigation of additional ambipolar suppression techniques. In this thesis, therefore, two techniques are proposed and investigated. These are (i) the overlapping gate-on-drain and (ii) the dual material gate (DMG). The former limits the gate to control the tunneling barrier width only at the source-channel interface irrespective of the polarity of the gate voltage and the latter divides the channel into two regions so that it is possible to control the proportion of the accumulated holes in each region which then reduces the tunneling at the drain-channel junction. In addition, the possibility of using the overlapped gate-on-drain structure as a biosensor is examined using 2D TCAD simulations.

Table of Contents

Certificate.....	i
Acknowledgements.....	ii
Abstract	iv
List of Figures	ix
List of Symbols	xvi
Chapter 1: Introduction	1
1.1. The Quest for Sub-60 mV/decade Subthreshold Swing Switches and Motivation of the Research Work.....	1
1.2. Objectives and Outline of the Thesis	5
References.....	7
Chapter 2: Background and Literature Review	9
2.1. Introduction.....	9
2.2. Operating Principle of the Tunnel Field Effect Transistor	9
2.2.1. Attaining the Sub-60 mV/decade Subthreshold Swing in TFETs.....	10
2.3. Realizing Ultra-low Power Circuits using TFETs: Promises, Challenges and Existing Solutions	11
2.3.1. Improving the ON-State Current and the Subthreshold Swing of TFETs	12
2.3.2. Suppressing the Ambipolar Conduction in TFETs	15
2.4. Advantages of TFET’s Sub-60 mV/decade Subthreshold Swing for Biosensing Applications	19
2.5. Simulation of the Tunnel Field Effect Transistors.....	20
References.....	23
Chapter 3: In-built N ⁺ Pocket PNP Tunnel Field Effect Transistor.....	28
3.1. Introduction.....	28
3.2. In-built N ⁺ Pocket PNP TFET Starting with N ⁺ /P ⁻ /N ⁺ MOSFET Structure ..	30

3.2.1 Device Structure and Operation Principle..... 30

3.2.2. Simulation Results and Discussions 33

3.3. In-built N⁺ Pocket PNP TFET with Controllable Drain Side Tunnel Barrier Width.....36

3.3.1. Simulation Parameters 37

3.3.2. Results and Discussions 38

3.4. Conclusion41

References.....42

Chapter 4: Overlapping Gate-on-Drain in Tunnel-FETs45

4.1 Introduction.....45

4.2. Overlapping Gate-on-Drain in Tunnel-FETs to Suppress the Ambipolar Conduction.....47

4.2.1. Device Structure and Operation..... 47

4.2.2. Results and Discussions 49

4.3. Dielectric Modulated Overlapping Gate-on-Drain Tunnel-FET as a Label-Free Biosensor.....52

4.3.1. Device Structure and Operating Principle..... 52

4.3.2. Simulation Results and Discussions 55

4.4. Conclusion57

References.....58

Chapter 5: Suppressing Ambipolar Conduction using Dual Material Gate in TFETs having heavily Doped Drain60

5.1. Introduction.....60

5.2. Devices Structure and Working Principle.....62

5.3. Results and Discussions65

5.4 Conclusion69

References.....70

Chapter 6: Two-Dimensional Threshold Voltage Model for the Double Gate PNPNTFET with Localized Charges 73

6.1 Introduction..... 73

6.2. Model Derivation 74

6.2.1. Solution to the Surface Potential..... 76

6.2.2. Solution to the Threshold Voltage 80

6.3. Model Validation 81

6.4. Conclusion 85

References..... 85

Chapter 7: Conclusion..... 88

7.1. Summary of Contributions..... 88

7.2. Concluding Remarks..... 90

Appendix A..... 91

Sample Atlas Input File 91

Appendix B 94

Solutions to the Coefficients..... 94

Curriculum Vitae 97

List of Figures

Figure 1.1: Schematic view of (a) MOSFET structure, (b) energy barrier between the source and the channel at $V_{GS} = 0$ V for three MOSFETs with different threshold voltages and electron distribution in the source (c) transfer characteristics showing the increment in the OFF-state current as the threshold voltage scaled down.3

Figure 1.2: The advantage of sub-60 mV/decade subthreshold swing switches in scaling the supply voltage (V_{DD}) without increasing the OFF-state current.4

Figure 2.1: (a) Schematic view of a double gate TFET (b) energy band profile along A-A' in the OFF-state and the ON-state and showing the energy distribution of electrons, $n(E)$10

Figure 2.2: Triangular approximation of the tunneling barrier potential at the source-channel junction.12

Figure 2.3: Schematic view of a double gate PNPN TFET (also known as the PNIN TFET).....14

Figure 2.4: Energy band profile for the p-i-n and the p-n-i-n TFETs along (a) the channel surface (b) and the channel center at the same bias. (c) electric field as a function of x for both the p-n-i-n and p-i-n TFETs [35].....14

Figure 2.5: (a) Energy band profile for positive and negative gate voltages and (b) transfer characteristics showing ambipolar behavior.....16

Figure 2.6: Hetero-structure material on the drain side [8].17

Figure 2.7: Gate drain underlap [41].....	18
Figure 2.8: Heterogeneous gate dielectric [43].....	19
Figure 2.9: Energy band diagram showing the band-to-band tunneling of carriers in the allowed energy range, from [59].....	22
Figure 2.10: Reproduction of the current voltage characteristics of a TFET reported in [17].....	23
Figure 3.1: Schematic view of (a) starting $N^+/P^-/N^+$ MOSFET structure to realize the in-built N^+ pocket PNP TFET (b) In-built N^+ pocket PNP TFET.	30
Figure 3.2: (a) The hole carrier concentration contour under thermal equilibrium conditions for an N^+ pocket length (L_{N^+}) of 4 nm and silicon body thickness $t_{si} = 10$ nm and (b) the hole carrier concentration (in the induced “ P^+ ” source) at the centre of the silicon.....	31
Figure 3.3: Energy-band profiles (a) at 1 nm and (b) at 5 nm below the Si-SiO ₂ interface, of the in-built N^+ PNP TFET in OFF-state and ON-state for an N^+ pocket length (L_{N^+}) of 4 nm. Silicon body thickness $t_{si} = 10$ nm.....	33
Figure 3.4: Transfer characteristics of the in-built N^+ pocket PNP TFET (with a pocket length (L_{N^+}) of 4 nm and silicon body thickness $t_{si} = 10$ nm) and the conventional p-i-n TFET, for different V_{DS}	34
Figure 3.5: Electron concentration in the in-built N^+ pocket PNP TFET along y- direction for different pocket lengths (L_{N^+}).	35

Figure 3.6: OFF-state energy band diagram for the in-built N^+ pocket PNP TFET for different pocket lengths (L_{N^+}).....35

Figure 3.7: Average subthreshold swing (SS) and the OFF-state current (I_{OFF}) for different N^+ pocket lengths (L_{N^+}).....35

Figure 3.8: Schematic view of (a) starting PN junction structure to realize the in-built N^+ pocket PNP TFET (b) the proposed in-built N^+ pocket PNP TFET with a single chemically doped PN junction.37

Figure 3.9: The induced (a) hole and (b) electron carrier concentration contours under thermal equilibrium conditions for an N^+ pocket length (L_{N^+}) of 4 nm and gate-drain electrode gap (L_{gap}) of 15 nm.....38

Figure 3.10: Transfer characteristics of the conventional p-i-n TFET and the proposed in-built N^+ pocket PNP TFET with a single chemically doped PN junction and with a pocket length (L_{N^+}) of 4 nm and a gate-drain electrode gap (L_{gap}) of 15 nm, for different V_{DS}39

Figure 3.11: Energy-band profiles to show the effect of (a) the gate-drain electrode gap (L_{gap}) and (b) the drain to source voltage (V_{DS}) on the tunneling barrier.40

Figure 3.12: Minimum tunneling barrier width for different gate-drain electrode gaps (L_{gap}) and different drain to source voltages (V_{DS}) at $V_{GS} = -0.5$ V.41

Figure 3.13: The effect of the gate-drain electrode gap (L_{gap}) and the drain to source voltage (V_{DS}) on the ambipolar current. The ambipolar current is extracted at $V_{GS} = -0.5$ V.....41

Figure 4.1: Schematic view of (a) the conventional TFET and (b) the overlapping gate-on-drain TFET.47

Figure 4.2: Energy-band profiles of (a) conventional TFET and (b) overlapping gate-on-drain TFET for $V_{GS} = -1.0\text{ V}$, $V_{GS} = +1.0\text{ V}$, $V_{DS} = 1.0\text{ V}$ and $L_{ov} = 30\text{ nm}$48

Figure 4.3: Transfer characteristics of the overlapping gate-on-drain TFET for different overlapped gate length L_{ov} , where $L_{ov} = 0\text{ nm}$ corresponds to the conventional TFET (Fig. 1(a)). The drain doping concentration for both the TFETs is $N_D = 1 \times 10^{19}\text{ cm}^{-3}$49

Figure 4.4: Gate-drain capacitance (C_{gd}) of the the overlapping gate-on-drain TFET ($L_g = L + L_{ov} = 50\text{ nm} + 30\text{ nm}$) and the conventional TFET ($L_g = L + L_{ov} = 80\text{ nm} + 0\text{ nm}$). The drain doping concentration of both the TFETs is $N_D = 1 \times 10^{19}\text{ cm}^{-3}$50

Figure 4.5: Transfer characteristics of the overlapping gate-on-drain TFET for different levels of drain doping. The overlapped gate length L_{ov} is 30 nm.51

Figure 4.6: Energy-band profiles of the overlapping gate-on-drain TFET for $V_{GS} = -1.0\text{ V}$, $V_{DS} = 1.0\text{ V}$ and $L_{ov} = 30\text{ nm}$ for high levels of drain doping.52

Figure 4.7: Schematic view of the nanogap embedded overlapping gate-on-drain TFET.53

Figure 4.8: Energy-band profiles at $V_{GS} = -1.0\text{ V}$ and $V_{DS} = 1.0\text{ V}$ for (a) different dielectric constant and (b) different values of charge density for fixed dielectric constant, $K = 5$. For both cases, the overlap length L_{ov} is 95 nm.54

Figure 4.9: Transfer characteristics for different dielectric constants of the biomolecules immobilized in the nanogap.....55

Figure 4.10: Sensitivity, the ratio of $I_{DS(Air)}$ and $I_{DS(Dielectric)}$ (a) for different dielectric constants and for different overlap lengths L_{ov} (b) for different values of (both positive and negative) charge density and dielectric constant.....56

Figure 4.11: Sensitivity, the ratio of $I_{DS(Air)}$ and $I_{DS(Dielectric)}$ for different drain dopings.57

Figure 5.1: Schematic view of a symmetrically doped (a) the dual material gate PNP TFET with tunnel gate (TG) and auxiliary gate (AG). L_{AG} is the length of the AG, (b) the gate-drain underlap PNP TFET with gate drain underlap of L_{UD} and (c) the single material gate PNP TFET.62

Figure 5.2: Hole concentration contours at ambipolar state ($V_{GS} = -0.5$ V and $V_{DS} = 0.7$ V) for (a) SMG-PNP TFET (b) DMG-PNP TFET.64

Figure 5.3: Energy-band profiles of the DMG-PNP TFET and SMG-PNP TFET at (a) OFF-state ($V_{GS} = 0$ V and $V_{DS} = 0.7$ V) and (b) ambipolar state ($V_{GS} = -0.5$ V and $V_{DS} = 0.7$ V).....65

Figure 5.4: Transfer characteristics of the DMG-PNP, SMG-PNP and GDU-PNP TFET. Both the auxiliary gate metal length L_{AG} in DMG-PNP and the underlap length L_{UD} in SMG-PNP TFET are 15 nm.66

Figure 5.5: Comparison of the output characteristics of (a) DMG-PNP and GDU-PNP TFET and (b) DMG-PNP and SMG-PNP TFET.....67

Figure 5.6: (a) Energy-band profiles and (b) transfer characteristics of the DMG-PNPN TFET for different values of auxiliary gate length L_{AG} . The tunneling gate work function $\phi_{TG} = 4.4$ eV and the auxiliary gate work function $\phi_{AG} = 3.9$ eV.....68

Figure 5.7: (a) Energy-band profiles and (b) transfer characteristics of the DMG-PNPN TFET for different values of tunnel gate work function, ϕ_{TG} and auxiliary gate work function, $\phi_{AG} = 3.9$ eV and length $L_{AG} = 25$ nm.69

Figure 6.1: Schematic view of the double gate PNPN TFET structure with localized charges.75

Figure 6.2: Electric field distribution for the fresh PNPN TFET.75

Figure 6.3: Energy-band profiles of a fresh PNPN TFET at $V_{GS} = 0.1$ V and at the threshold voltage, $V_{th} = V_{GS} = 0.48$ V.....80

Figure 6.4: Surface potential obtained from the model and the simulations at different gate voltages and $V_{DS} = 0.5$ V for (a) positive and (b) negative localized charges.82

Figure 6.5: Surface potential obtained from the model and the simulations at $V_{GS} = 0.3$ V and $V_{DS} = 0.5$ V for the fresh PNPN TFET, and for PNPN TFET with positive and negative localized charges.82

Figure 6.6: Simulated transfer characteristics for fresh and damaged PNPN TFET. ..82

Figure 6.7: The surface potential difference, $\psi_{s(fresh)} - \psi_{s(damaged)}$ at $y = 4.5$ nm where the threshold voltage is extracted.....83

Figure 6.8: The threshold voltage obtained from the model and simulations versus damaged length for different densities and polarity of localized charges.83

Figure 6.9: Transfer characteristics for different channel lengths and for (a) negative (b) positive localized charges.....84

Figure 6.10: Surface potential obtained from the model and the simulations at $V_{GS} = 0.3\text{ V}$ and $V_{DS} = 0.5\text{ V}$ for PNP TFET with different gate lengths and (a) negative and (b) positive localized charges.....85

List of Symbols

AG	Auxiliary Gate
BGN	Band Gap Narrowing
BTBT	Band To Band Tunneling
CMOS	Complementary Metal Oxide Semiconductor
DMG	Dual Material Gate
E_g	Energy band gap of the material
GDU	Gate Drain Underlap
IC	Integrated Circuit
$I_{DS,subthreshold}$	Subthreshold current
I_{OFF}	OFF-State current
I_{ON}	ON-State current
K	Dielectric constant
L	Channel length
L_{AG}	Length of auxiliary gate
L_d	Length of damaged region
L_{gap}	Gate-drain electrode gap
L_{N^+}	N^+ pocket length
L_{ov}	Gate on drain overlap length
L_{UD}	Length by which the gate is shortened on the drain side (i.e. underlap region)

L_t	Minimum tunneling length
MOSFET	Metal Oxide Semiconductor Field Effect Transistor
m^*	Effective carrier mass
m_o	Free electron mass
N_f	Interface charge density
SMG	Single Material Gate
SS	Subthreshold Swing
TFET	Tunnel Field Effect Transistor
TG	Tunneling Gate
t_{ox}	Gate oxide thickness
t_{si}	Silicon body thickness
V_{DD}	Supply voltage
V_{FB}	Flat band voltage
V_{FB0}	Flat band voltage without interface charges
V_{th}	Threshold voltage
ϵ_{ox}	Dielectric constant of oxide
ϵ_{Si}	Dielectric constant of silicon
$\Delta\Phi$	Energy range over which tunneling takes place
Φ_{AG}	Work function of auxiliary gate
Φ_{TG}	Work function of tunnel gate