

OPERATIONAL ASPECTS OF MODULAR MULTILEVEL CONVERTER (MMC) BASED TOPOLOGIES FOR MVDC/HVDC

SUKRASHIS SARKAR



**DEPARTMENT OF ELECTRICAL ENGINEERING
INDIAN INSTITUTE OF TECHNOLOGY DELHI
AUGUST 2025**

**© 2025, Indian Institute of Technology Delhi (IIT D)
New Delhi, India.**

OPERATIONAL ASPECTS OF MODULAR MULTILEVEL CONVERTER (MMC) BASED TOPOLOGIES FOR MVDC/HVDC

by

SUKRASHIS SARKAR


Department of Electrical Engineering

Submitted

in fulfillment of the requirement of the degree of

DOCTOR OF PHILOSOPHY

to the



INDIAN INSTITUTE OF TECHNOLOGY DELHI

August 2025

Dedication

Dedicated to my family, who have kept me on track countless times, and whose constant encouragement and support have made completing this journey a reality.

Thesis Certificate

This is to certify that the thesis entitled "**OPERATIONAL ASPECTS OF MODULAR MULTILEVEL CONVERTER (MMC) BASED TOPOLOGIES FOR MVDC/HVDC**", submitted by **Mr. Sukrashis Sarkar** to the Indian Institute of Technology Delhi, to the Department of Electrical Engineering, Indian Institute of Technology Delhi, for the award of the degree of **Doctor of Philosophy**, is a record of the bonafide research work carried out by him under my guidance and supervision.

Mr. Sukrashis Sarkar has fulfilled the requirements for the submission of this thesis, which to my knowledge has reached the required standard. The results obtained herein have not been submitted in part or in full to any other University or Institute for the award of any degree.



Prof. Anandarup Das
Dept. of Electrical Engineering,
Indian Institute of Technology Delhi,
New Delhi, India, 110016.

Acknowledgements

Expressing gratitude for the collective support and encouragement I've received on my doctoral research journey is no easy task. My heartfelt thanks extend to all my well-wishers, both directly and indirectly involved, who have played a crucial role in enabling me to pursue this academic endeavor. The list is endless, and the pages are so few. Undoubtedly, the plethora of positive interactions and shared experiences with each of them could fill multiple theses, much like the one you are currently reading.

I greatly appreciate the divine guidance that has accompanied me at every stage in the process of compiling this thesis.

In particular, I extend my sincere gratitude to my Guide, Dr. Anandarup Das, Associate Professor in the Department of Electrical Engineering at IIT Delhi. His pivotal role as a beacon of inspiration and unwavering support during the challenging phases of my doctoral journey merits my deepest appreciation. I have always respected him like a traditional 'guru' in India not only for his love and care, but also for his strict deadlines, instilling confidence and nurturing our growth. Under his expert supervision, this endeavor transformed from a mere concept into a tangible reality. Witnessing his expertise and remarkable intuition in overcoming seemingly insurmountable challenges has provided me with invaluable insights into various research aspects. May divine blessings be bestowed upon him.

I extend my appreciation and gratitude to the members of the SRC committee for their continuous support, guidance, valuable advice, and constructive critiques. This work would not have been possible without their constant mentoring and motivating influence.

I am very lucky to have the company of some great friends Dr. Zarkab, Dr. Nidhi, Dr. Ebin, Subhasis, kaushik, Parth, Akash, Abhrodip, Gautam, and the list goes on. I will cherish for a long time the memories of our frequent outings and parties. Their presence was the reason behind the lively and lively atmosphere of the laboratory for work and enjoyment.

My stay at IIT Delhi was more pleasant due to the company of the members of my basketball team (Satwik, Oli, Atharv, Tanvir etc). Their companionship was not only pleasant, but also served as a source of relaxation from the demands of my research, allowing me to enjoy the lighter facets of life. IIT Delhi is in fact a nice place to stay and grow.

Lastly, I express my heartfelt appreciation to my family (Mother, Father and Brother) for consistently supporting my pursuit of higher studies. Despite facing numerous everyday family challenges, they never sought my time and assistance, allowing me to focus on my academic endeavors.

I humbly extend my gratitude to them. I express my gratitude to my wife, Deepika, for being an integral part of my life and for consistently offering her unwavering support.

I extend my gratitude to everyone who has been involved, both directly and indirectly, in the completion of this dissertation.

Sukrashis Sarkar

Abstract

Modular multilevel converters are getting attention in industry and academia as the preferred choice of electronic power conversion for high-power applications. They have a wide application area in a variety of industries involving transmission of power, grid interconnection, renewable integration, rail transportation, and fast electric vehicle charging.

The half-bridge-based modular multilevel converter (HB-MMC) is preferred over all other MMC topologies because of its highest efficiency. However, a key challenge of the half-bridge-based modular multilevel converter (HB-MMC) is the protection of the converter during fault conditions like DC faults and AC faults (mainly valve side SPG fault).

This thesis contributes two major sections: (i) Protection of conventional HB-MMC using passive filter from DC and AC short circuit faults without compromise in efficiency and (ii) A new reduced arms HB-MMC topologies using passive filters for different MVDC applications.

This thesis developed a new class of half bridge sub-module (HB-SMs) based modular multilevel converter (MMC) topologies using passive filters which is derived from conventional HB-MMC. This topology can be used for DC-DC MVDC applications and also for DC-AC applications. It has various possible advantages compared to conventional HB-MMC like Fault current limiting/ blocking features, pre-charging features, reduced arms and switch counts.

The other contribution of the thesis where the main focus is to protect the conventional HB-MMC from DC and AC faults. This work introduces a new protection methodology in which a circuit is connected across the arm inductor during fault conditions that has the fault current-limiting capability of HB-MMC-based HVDC along with pre-charging capability.

This thesis also focuses on applications such as HVDC and MVDC applications (both DC-DC and DC-AC). MVDC applications can be fast and multiple EV charging, MVDC rail traction, MVDC/MVAC grid interconnection, and 25kV single phase 50Hz traction power supply.

Using MMC in high power direct current applications requires proper understanding of the converter topology, its working, and protection w.r.t. the required application in terms of power electronics and power systems. This thesis provides the depth

of understanding required in power electronics and power systems for HVDC/MVDC technologies, including their architectures, operation, control, and various topologies. The system level work is performed in the EMTP-RV/ Matlab-simulink platform to validate the working of proposed techniques. A scaled-down laboratory prototype is built to validate the effectiveness of the proposed topology.

सारांश

मॉड्यूलर मल्टीलेवल कन्वर्टर (MMC) उद्योग और अकादमिक जगत में उच्च-शक्ति अनुप्रयोगों के लिए इलेक्ट्रॉनिक पावर कन्वर्जन के पसंदीदा विकल्प के रूप में तेजी से ध्यान आकर्षित कर रहे हैं। इनका उपयोग विद्युत शक्ति के संचरण, ग्रिड इंटरकनेक्शन, नवीकरणीय ऊर्जा एकीकरण, रेल परिवहन और तेज़ विद्युत वाहन चार्जिंग जैसी विभिन्न उद्योगों में व्यापक रूप से किया जाता है।

हाफ-ब्रिज आधारित मॉड्यूलर मल्टीलेवल कन्वर्टर (HB-MMC) को इसकी उच्चतम दक्षता के कारण अन्य सभी MMC टोपोलॉजी की तुलना में प्राथमिकता दी जाती है। हालांकि, HB-MMC की एक प्रमुख चुनौती डीसी और एसी फॉल्ट्स (विशेषकर वाल्व साइड SPG फॉल्ट) जैसी दोष स्थितियों के दौरान कन्वर्टर की सुरक्षा है।

यह शोध प्रबंध दो मुख्य भागों में योगदान करता है: (i) पारंपरिक HB-MMC की डीसी और एसी शॉर्ट सर्किट फॉल्ट्स से दक्षता से समझौता किए बिना पैसिव फ़िल्टर द्वारा सुरक्षा, और (ii) विभिन्न MVDC अनुप्रयोगों के लिए पैसिव फ़िल्टर्स का उपयोग करते हुए एक नई घटित आर्म्स वाली HB-MMC टोपोलॉजी।

इस शोध में पारंपरिक HB-MMC से व्युत्पन्न पैसिव फ़िल्टर का उपयोग करने वाले हाफ-ब्रिज सब-मॉड्यूल (HB-SMs) आधारित MMC टोपोलॉजी का एक नया वर्ग विकसित किया गया है। यह टोपोलॉजी DC-DC MVDC अनुप्रयोगों और DC-AC अनुप्रयोगों दोनों में इस्तेमाल की जा सकती है। इसके पारंपरिक HB-MMC की तुलना में कई संभावित फायदे हैं, जैसे फॉल्ट करंट लिमिटिंग/ब्लॉकिंग, प्री-चार्जिंग सुविधा, घटित आर्म्स और स्विच की संख्या।

शोध का दूसरा योगदान पारंपरिक HB-MMC को DC और AC फॉल्ट्स से सुरक्षित करने पर केंद्रित है। इसमें एक नई सुरक्षा पद्धति प्रस्तुत की गई है, जिसमें फॉल्ट की स्थिति में आर्म इंडक्टर के पार एक सर्किट जोड़ा जाता है, जो HB-MMC आधारित HVDC की फॉल्ट करंट लिमिटिंग क्षमता और प्री-चार्जिंग क्षमता प्रदान करता है।

यह शोध HVDC और MVDC अनुप्रयोगों (DC-DC और DC-AC दोनों) जैसे तेज़ और मल्टीपल EV चार्जिंग, MVDC रेल ट्रेक्शन, MVDC/MVAC ग्रिड इंटरकनेक्शन और 25kV सिंगल फेज़ 50Hz ट्रेक्शन पावर सप्लाय पर भी केंद्रित है।

उच्च शक्ति प्रत्यक्ष धारा अनुप्रयोगों में MMC का उपयोग करने के लिए आवश्यक है कि कन्वर्टर टोपोलॉजी, उसके कार्य और आवश्यक अनुप्रयोग के अनुसार उसकी सुरक्षा की गहन समझ हो। यह शोध HVDC/MVDC प्रौद्योगिकियों के लिए आवश्यक पावर इलेक्ट्रॉनिक्स और पावर सिस्टम्स की गहन समझ प्रदान करता है, जिसमें उनकी संरचनाएं, संचालन, नियंत्रण और विभिन्न टोपोलॉजी शामिल हैं। प्रस्तावित तकनीकों के कार्य को सत्यापित करने के लिए सिस्टम स्तर का कार्य EMTP-RV/Matlab-simulink प्लेटफ़ॉर्म पर किया गया है। प्रस्तावित टोपोलॉजी की प्रभावशीलता को सत्यापित करने के लिए एक स्केल-डाउन प्रयोगशाला प्रोटोटाइप भी तैयार किया गया है।

Contents

Certificate	i
Acknowledgements	iii
Abstract	vi
List of Figures	xxi
List of Tables	xxii
1 Introduction	1
1.1 Research Gap Identification	4
1.2 Motivation of fault tolerant MMC topology for MVDC applications	5
1.3 Motivation of MMC based railway power supply from MVDC grid	5
1.4 Motivation of analytical design of FCL circuit for MMC-HVDC protection	6
1.5 Thesis Contribution	6
1.6 Thesis Organization	7
2 Survey on High/Medium Voltage Direct Current Technologies (HVDC/ MVDC) and MMC	9
2.1 Introduction	9
2.2 High/Medium Voltage Direct Current Technologies	9
2.2.1 System Architectures	9
2.2.2 MMC based HVDC applications	11
2.3 MVDC and its possible application	14
2.3.1 Fast and Multiple EV charging	14
2.3.2 MVDC rail traction	15
2.3.3 MVDC-MVAC grid interconnection	15
2.3.4 PV, ESS and STATCOM application	16

2.4	Modular Multilevel Converter (MMC)	18
2.4.1	Overview	18
2.4.2	Operation of MMC	19
2.4.3	Arm/C-L Energy Balancing	22
2.4.4	Modulation Technique	24
2.4.5	SM capacitor voltage balancing	26
2.4.6	Overall Control Strategy	27
2.5	Faults in conventional MMC	31
2.6	Faults protection methodologies	33
2.7	DC-DC MMC topologies	34
2.8	Summary of the chapter	35
3	A novel DC/DC MMC Topology with Fault handling capability for MVDC applications	37
3.1	Medium Voltage Direct Current (MVDC)	37
3.2	Circuit Realization for DC-DC MVDC application	39
3.3	Proposed DC-DC MMC Topology for fast and multiple EV charging	43
3.3.1	Converter Configuration and Working Principle	44
3.3.2	Choice of Filter	48
3.3.3	Arm Energy Balancing	48
3.3.4	Fault Scenario	50
3.3.5	Control Strategy	52
3.3.6	Filter parameter variation	53
3.3.7	Design guidelines for medium frequency multi-winding transformer	54
3.3.8	Results	55
3.4	Proposed DC-DC MMC Topology for MVDC rail traction application	61
3.4.1	Working Principle	65
3.4.2	Fault Scenario	68
3.4.3	Loss Calculation	70
3.4.4	Results	74
3.5	Summary of the chapter	81

4	A Modular Series Multilevel Converter for Grid Integration with Inherent Fault Current Protection	83
4.1	Introduction	83
4.2	Proposed Topology	87
4.2.1	Converter Overview	87
4.2.2	Operating Principle	87
4.2.3	C-L Energy Balancing	89
4.3	Analysis of DC and AC faults	90
4.4	Pre-Charging Strategy	93
4.5	Selection of Components	95
4.5.1	Number of SMs per C-L	95
4.5.2	SM's voltage and current stress	96
4.5.3	Size of SM capacitor	97
4.5.4	Filter choice	98
4.6	Controller Design	98
4.7	Results	101
4.8	Extended Topologies and Applications	103
4.9	Summary of the chapter	104
5	A Single phase DC/AC MMC for Integrating MVDC with conventional MVAC for Railway Traction Power Supply	107
5.1	Overview	107
5.2	Proposed Topology	110
5.2.1	Circuit Configuration	110
5.2.2	Principle of Operation	112
5.2.3	C-L Energy Balancing	114
5.2.4	DC Flux Cancellation	115
5.2.5	Filter choice	116
5.3	DC and AC short circuit fault analysis	117
5.3.1	DC pole-to-pole fault at the MVDC side:	118
5.3.2	AC line-to-line fault at the MVAC side:	118
5.4	Pre-charging of SM capacitors	119

5.5	Filter choice	121
5.6	Control Logic Diagram	122
5.7	Comparison with other topologies	124
5.8	Results	126
5.9	Summary of the chapter	135
6	FCL based protection schemes for HB-MMC based HVDC system	137
6.1	Introduction	137
6.2	FCL based HB-MMC system	142
6.2.1	System Configurations	142
6.2.2	Proposed Fault Current Limiter (FCL)	143
6.2.3	FCL as pre-charging circuit	144
6.3	Analysis of valve side AC SPG fault in HB-MMC	146
6.3.1	AC Grid side non-zero current crossing	148
6.3.2	HB-MMC with proposed FCL circuit	150
6.4	DC side fault analysis in HB-MMC with Proposed FCL	152
6.4.1	Fault current calculation	153
6.5	Simulation and Analysis	158
6.5.1	System Modeling	158
6.5.2	Case I: FCL based protection scheme for SPG valve side AC fault	159
6.5.3	Case II: AC valve-side LLG fault	160
6.5.4	Case III: Multi Terminal DC (MTDC) System	161
6.5.5	Case IV: Pre-charging through FCL	163
6.5.6	Case V: DC pole-to-pole fault	163
6.6	Summary of the chapter	166
7	Critical overview and scope for future work	168
7.1	Conclusion	168
7.2	Future work	169
	Reference	171
A	Appendix: Design and Development of scale down Laboratory Mod-	

ular Multilevel Converter Prototype	186
A.1 MMC Design Consideration	186
A.1.1 Sub-Module Switch Rating	186
A.1.2 Sub-Module Capacitor	189
A.1.3 Arm inductor	189
A.2 Controller Architecture and Realization	190
A.2.1 Controller Realization	191
Outcomes of Research	195
Author Biography	197

List of Figures

1.1	Cost breakdown for HVAC and HVDC systems (adapted from [1]) . . .	2
1.2	Cumulative Installed Global Capacity and Future Projections for VSC based HVDC (source: Global innovation report [2])	3
2.1	MMC-HVDC configuration: (a) Asymmetrical Monopolar, (b) Symmetrical Monopolar and (c) Bipolar.	10
2.2	Viking link will be the first high-voltage direct-current link between Great Britain and Denmark (source Siemens AG [3])	12
2.3	MVDC Grid with possible applications	14
2.4	Modular Multilevel Converter (MMC) using half bridge SMs (HB-SMs)	19
2.5	Single phase equivalent circuit diagram of HB-MMC	20
2.6	LS-PWM Technique.	26
2.7	Controller diagram	30
2.8	Different faults in HB-MMC	31
2.9	Equivalent circuit diagram of HB-MMC during DC fault after blocking of IGBTs	32
2.10	Isolated DC-DC converter topology using two phase MMCs.	34
3.1	Topology realization.	40
3.2	Proposed topology for (a) Fast and multiple EV charging from MVDC grid and (b) MVDC rail traction application.	41
3.3	Equivalent Key waveforms explaining circuit operation. (a) output voltage across the SM (b) arm voltage is formed by series connection of HB-SMs (c) arm voltage as a controllable voltage source (d) DC side voltage (e) transformer's primary side voltage (f) current in the IMMC i.e. arm current (i_a), DC side current (I_{DC}) and transformer's primary side current (i_{py})	42
3.4	Proposed topology for EV charging.	44
3.5	(a) Equivalent circuit of the proposed topology for EV charging: (a) AC equivalent circuit (b) DC equivalent circuit.	45
3.6	Equivalent circuit diagram of proposed topology in case of different possible fault cases.	51

3.7	Control diagram of proposed topology (a) DC-AC MMC controller (b) AC-DC VSC controller	53
3.8	Simulation results: (a) Input DC side voltage (VDC) and Input DC side current (IDC), (b) Output voltage (Vbatt) and output current (Ibatt) of VSC1 (c) Arm voltage (v _{arm}), (d) Arm current (i _{arm}), (e) SM capacitor voltage of the proposed topology, (f) Transformer primary side voltage (v _{py}), (g) Transformer secondary side voltage (v _{sy}), (h) Transformer primary side current (i _{py}), and (i) Transformer secondary side current (i _{sy}).	57
3.9	Output voltages (solid lines) and output currents (dash lines) of VSC1, VSC2, and VSC3 respectively showing multiple EVs of different voltage can be charged at the same time	58
3.10	Simulation results during a LVDC short circuit fault of the VSC1: (a) Arm current, (b) Input DC side current, (c) Transformer primary side current, (d) Transformer secondary side current of faulted VSC, (e) Transformer secondary side current of VSC1, (f) Arm voltage.	58
3.11	Simulation results during a MVDC pole-to-pole fault: (a) Arm current, (b) Transformer secondary side current, (c) Transformer primary side current, (d) Arm voltage.	59
3.12	Experimental Setup.	60
3.13	Experimental results: (a) (i) input DC voltage (100V/div), (ii) transformer primary voltage (100V/div), (iii) arm voltage (100V/div) and (iv) arm current (5A/div). (b) SM capacitor voltages of the arm (50/div). (c) (i) transformer primary voltage (100V/div), (ii) transformer secondary voltage (100V/div), (iii) transformer primary current (5A/div), and (iv) transformer secondary current (5A/div). (d) (i) output voltage of the VSC (50V/div), and (ii) output current of VSC (2.5A/div).	61
3.14	Experimental results of LVDC short circuit fault in proposed converter: (i) arm current (5A/div) (ii) arm voltage (200V/div). (iii) transformer primary current (5A/div), and (iv) transformer secondary current (5A/div).	62
3.15	Schematic of (a) Proposed topology for MVDC rail traction and (b) controlled rectifier and HB-SM.	65
3.16	Simplified Circuit diagram of the proposed topology for MVDC rail traction	65
3.17	Equivalent AC Circuit diagram of the proposed topology for MVDC rail traction	66
3.18	Equivalent DC Circuit diagram of the proposed topology for MVDC rail traction	66
3.19	Different possible fault cases in the proposed converter	68

3.20	Equivalent circuit diagram of proposed converter during pole-track SC fault	69
3.21	Different possible fault cases in the proposed converter	70
3.22	Loss distribution in proposed converter	72
3.23	Overall control diagram	73
3.24	Steady state results of the proposed rail traction IMMC topology: (a) Input MVDC side voltage and current, (b) Output voltage and output current (c) Arm voltage, (d) Arm current, (e) SM capacitor voltage, (f) Transformer primary voltage (g) Transformer primary side current and (h) secondary side current, (i) Voltage across Parallel LC filter, and (j) Voltage across series C filter.	76
3.25	Transient results during pole-to-track fault at MVDC side: (a) Arm current of IMMC, (b) MFT's primary side current, (c) MFT's secondary side current, (d) SM capacitor voltage	77
3.26	Transient results during a transformer secondary side fault: (a) MVDC current, (b) MFT's primary side current, (c) Arm current of IMMC, (d) MFT's secondary side current	77
3.27	Transient results during SM open circuit fault in IMMC: (a) Arm voltage of IMMC (b) Arm current of IMMC, (c) SM capacitor voltage (d) Voltage across the faulted and redundant SM (e) MFT's py side voltage (f) MFT's primary side current (blue color), and MFT's secondary side current (Red color)	78
3.28	Simulation results of traction unit: (a) Rotor speed curve (b) motor output torque, (c) Motor input Ac currents	78
3.29	Scaled down laboratory prototype results: (a) (i) Input side DC voltage, (ii) Arm Voltage and (iii) Transformer primary side AC voltage (b) (i)Input side Dc voltage, (ii) Input side DC current, (iii) Output voltage and (iv) output current of IMMC. (c) SM capacitor voltages of IMMC (d) (i) Input side DC current, (ii) arm current, (iii) transformer primary side current and (iv) Transformer secondary side current (e) (i) Input DC voltage, (ii) arm voltage, (iii) voltage across LC parallel filter and (iv) voltage across C series filter	79
3.30	Scaled down lab prototype results during fault condition: (a) Response of AC fault at the MFT's secondary side: (i) Arm current, (ii) Transformer Primary side current, (iii) input DC current and (iv) arm voltage (b) Response in case of online SM change due to faulty SM	80
4.1	SCC topologies presented in literature (a)[4] (b)[5] (c)[6] (d)[7] and (e)[8]	85
4.2	Proposed HB-MSMC representing both DC and AC waveforms. . . .	86
4.3	(a) AC and (b) DC equivalent circuit of the proposed converter.	88
4.4	Different fault possible in the proposed MSMC topology.	91

4.5	Equivalent circuit diagram of proposed converter during pole-to-pole fault.	92
4.6	Equivalent circuit diagram of proposed converter during AC fault. . .	93
4.7	The equivalent circuit of the proposed converter during pre-charging of SM capacitors	94
4.8	The equivalent circuit of HB-SM during SM capacitor charging and SM capacitor bypass stage.	95
4.9	Overall control diagram.	99
4.10	The waveform showing MVDC side voltage and C-L voltages of the MSMC topology.	100
4.11	Waveform showing MVDC side voltage and MSMC side AC voltages of three phases.	101
4.12	Waveform shows one C-L voltage and SM capacitor voltages of the all the C-L of MSMC topology.	101
4.13	The waveform shows MVDC side current, C-L current, MSMC AC side current and AC grid side current of the MSMC topology.	101
4.14	The waveform showing MVDC side current, C-L current, AC grid side current and MSMC AC side current of MSMC topology during MVDC side pole-to-pole fault.	102
4.15	Different application possible with the proposed topology.	102
4.16	Proposed topology integrating MVDC with two different MVAC systems of different frequency.	103
4.17	Proposed topology integrating MVDC with 'N' MVAC systems of different frequency and phases.	104
5.1	Proposed topology for integrating MVDC with single phase MVAC for traction application.	111
5.2	(a) DC and (b) AC equivalent circuit shown in Fig. 5.1	112
5.3	Equivalent circuit diagram to explain the DC flux cancellation in the primary side of the transformer.	115
5.4	DC pole-to-pole short circuit fault and AC line-to-line short circuit fault cases in proposed topology	117
5.5	Equivalent circuit diagram of proposed converter during DC pole-to-pole fault.	119
5.6	Equivalent circuit diagram of proposed converter during AC line-to-line fault.	119
5.7	Pre-charging of the proposed converter.	120

5.8	The equivalent circuit of HB-SM during SM capacitor charging and SM capacitor bypass stage.	121
5.9	Overall Controller Structure.	123
5.10	LS-PWM Technique.	124
5.11	Simulation result of converter during steady state: (a) MVDC voltage and currents (b) voltage across the C-Ls (c) Current flowing through the C-Ls and (d) SM capacitor voltages of the C-Ls.	127
5.12	Simulation result of converter during steady state: (a) Voltage across primary winding 1 (b) Voltage across primary winding 2 (c) Voltage across secondary winding (d) Current flowing at the secondary side of the transformer.	127
5.13	DC flux cancellation in the primary side of the transformer ($v_{py} = v_{py1} + v_{py2}$)	128
5.14	Pre-charging in the proposed converter: (a) SM capacitor voltages (b) MVDC side charging current (c) pre-charging currents flowing through the C-Ls.	128
5.15	Performance of the converter during pole-to-pole short circuit fault at the MVDC side: (a) MVDC side current (b) left C-L current and right C-L current (c) Secondary side current (d) SM capacitor voltages.	129
5.16	Performance of the converter during MVAC line-to-line fault: (a) MVDC side current (b) left C-L current (c) right C-L current (d) Secondary side current.	129
5.17	Transient condition (SM fault in one of the C-L) (a) MVDC voltage and MVDC current (b) right and left C-L current (c) Capacitor voltages of the C-Ls (d) voltage across faulty and redundant SM.	130
5.18	Scaled-down laboratory prototype.	131
5.19	Experimental results of the proposed converter (i) (a) DC voltage (b) voltage across C-L(l) (c) voltage across C-L(r), (ii) (a) voltage across left primary winding (b) voltage across right primary winding (c) total voltage across primary winding of the transformer, (iii) (a) Dc side current (b) current flowing through the C-L(l) (c) current flowing through the C-L (r) (d) secondary side current of the transformer, (iv) all the SM capacitor voltages of C-L(l) (v) $V_{c1(l)}$, $V_{c2(l)}$ are the upper two SM capacitor voltage of C-L(l) and $V_{c1(r)}$, $V_{c2(r)}$ are the upper two SM capacitor voltage of C-L(r) and (vi) Pre-charging of SM capacitor voltages.	132
5.20	Experimental results of the proposed converter showing DC flux cancellation (i) (a) DC voltage (b) C-L (l) voltage (c) C-L(r) voltage (d) total voltage across primary winding of the transformer, (ii) B-H curve of the transformer.	133

5.21	Experimental results during fault conditions (i) AC side fault (a) DC side current (b) C-L (l) current (c) C-L(r) current (d) secondary side current, (ii) DC side fault (a) SM capacitor voltage of C-L(l) (b) C-L (l) current (c) C-L(r) current (d) secondary side current.	133
5.22	Experimental results during load transition (a) C-L(r) voltage (b) secondary side current (c) C-L (l) current (d) C-L(r) current.	134
6.1	(a) Asymmetrical monopole, (b) bipolar MMC-HVDC configuration (c) symmetrical monopole and (d) HB-MMC based asymmetrical monopolar HVDC system with proposed FCL circuit	141
6.2	Frequency response of FCL + arm inductor during fault	143
6.3	Pre-charging of SM capacitors in HB-MMC using FCL (a) positive half cycle (b) negative half cycle where $x \in (a,b,c)$, $y \in (a,b,c)$ and $x \neq y$	145
6.4	(a) Equivalent circuit diagram of HB-MMC without proposed FCL after blocking of IGBTs, equivalent circuit during Post-fault condition (b) phase A (faulted-phase) and (c) Phase B (Non-faulted phase).	147
6.5	(a) Equivalent circuit diagram of HB-MMC with proposed FCL after blocking IGBTs, (b) Equivalent circuit diagram showing the conduction path of fault current during valve-side AC SPG fault (c) Single phase (assume phase-C) circuit diagram of the non-faulted phase of Fig. 3.4(b).	151
6.6	(a) Equivalent circuit diagram of HB-MMC with Proposed FCL during DC Pole-to-Pole fault, (b). Single phase equivalent circuit of (a) and (c) Simplified circuit of (b) where $x=a, b, c$; $y= a, b, c$; $x \neq y$	154
6.7	Valve-side AC SPG fault responses of shown system in Fig. 1 (b): (i) No protection strategy is employed. (ii) FCL based method: (a) MMC side AC currents, (b) AC grid side currents, (c) currents flowing via the lower arm, (d) upper arm SM voltages (e) DC voltages	159
6.8	Fault responses of valve side LLG fault of the system shown in Fig. 1 (b): (i) without any protection. (ii) with proposed FCL: (a) AC grid currents, (b) AC side voltages of MMC, (c) currents flowing via the lower arm.	160
6.9	Three terminal bipolar HVDC system with HB-MMC	161
6.10	Fault responses of the system shown in Fig. 8: (a) grid currents of MMC3 (b) DC pole voltages of each converter (solid lines represent the positive pole and dash lines represent negative pole) (c) DC side currents of each converter (d) lower arm currents of MMC3	162
6.11	(i) current in the arm of MMC1 (ii) SM capacitor voltage	163
6.12	waveform of (a) DC fault current and (b) Arm current for a DC pole-to-pole fault without any protection (FCL)	164
6.13	Waveform during DC pole-to-pole fault with proposed FCL: (a) DC side current (b) AC grid side currents (c) currents in upper arms and (d) currents in lower arms	165

6.14	Waveform during DC pole-to-pole fault with proposed FCL: Arm inductor and FCL current of MMC	166
A.1	Laboratory MMC setup	186
A.2	Top view of PCB board of IPM based SM	187
A.3	Bottom view of PCB board of IPM based SM	188
A.4	IPM based SM for MMC	188
A.5	SM capacitor for MMC	189
A.6	Distributed control architecture.	190
A.7	Controller realization in hardware.	191
A.8	Single carrier implementation	192

List of Tables

1.1	VSC based MMC stations in world	4
2.1	VSC based MMC stations in world	13
2.2	Different MMC applications related to MVDC and HVDC	17
3.1	Typical EV battery voltages present in market [9–11]	43
3.2	Change in impedance of filters due to ageing, temperature	54
3.3	Parameters of the proposed converter	56
3.4	Experimental Parameters of the proposed converter	59
3.5	Comparison with other topologies, where K denotes the number of modules per arm.	64
3.6	Parameters of the proposed converter	74
3.7	Motor Parameters	75
4.1	Specification of the MSMC	100
5.1	Comparison of proposed topology with state of art methodologies (where n is the no. of SM per arm in conventional MMC)	125
5.2	Converter Parameters	126
6.1	Comparison with existing solutions.	138
6.2	MMC-HVDC Simulation Parameters	158