

**A FEW ASPECTS IN THE PERFORMANCE OPTIMIZATION
OF SURFACE CHANNEL CHARGE COUPLED DEVICES
IN ANALOG SIGNAL PROCESSING**

A thesis
submitted for the degree of
DOCTOR OF PHILOSOPHY
in Electrical Engineering

By
L. SANKARA NARAYANAN



to the

INDIAN INSTITUTE OF TECHNOLOGY, DELHI
November 1983


CERTIFICATE

This is to certify that the dissertation "A few aspects in the performance optimization of surface channel charge coupled devices in analog signal processing" being submitted by L. Sankara Narayanan for the award of the degree of Doctor of Philosophy at the Indian Institute of Technology, Delhi, is a record of bonafide research work carried out by him under our supervision and guidance. In our opinion, it has reached the standard fulfilling the requirements of the regulation relating to the degree.

The results contained in this thesis have not been submitted to any other institute for the award of any degree or diploma.



S.C. Dutta Roy
Professor, Department of
Electrical Engineering
Indian Institute of Technology
New Delhi-110016



A.B. Bhattacharyya
Professor, Centre for Applied
Research in Electronics
Indian Institute of Technology
New Delhi-110016

ACKNOWLEDGEMENTS

I acknowledge with pleasure the encouragement and guidance of Professor A.B. Bhattacharyya and Professor S.C. Dutta Roy. I am grateful to them for introducing me to the fascinating field of CCD technology and application.

I am thankful to Dr. J. Vasi, Dr. Bimal Mathur and Dr. D. Nagchoudhry for their helpful suggestions during this study. My thanks are due to Dr. U.K. Chakrabarti, Dr. Navin Kapur, Dr. Sudhir Chandra, Dr. S.K. Madan and other members of Solid State Device group for their suggestions and support during this work.

I gratefully acknowledge the financial support extended by Indian Institute of Technology, Delhi, and Department of Electronics, Government of India, during the course of this research work.

I am also thankful to Mr. J. Holleman, Twente University of Technology, The Netherlands, for the fabrication of the poly-Si gate CCDs.

I am thankful to Mr. V.N. Sharma for typing the thesis, and to Mr. Kapoor for drafting the figures. I am also thankful to Mr. Amar Singh for cyclostyling the thesis.

I am grateful to my parents, but for whose moral support and encouragement, this work would not have been possible.

ABSTRACT

This thesis deals with the optimization of the performance of surface channel charge coupled devices (SCCDs) by optimizing the driving conditions of the device. Minimization of the charge backflow loss which is dependent on the clocking scheme, and maximization of the bandwidth and dynamic range of the CCD are dealt with in detail. A linearized small signal expression for the dispersion introduced due to charge backflow loss is derived. A new technique of characterization of the backflow loss and incomplete forward transfer loss is developed. The effect of truncated feedback compensation (which compensates for the dispersion introduced due to transfer inefficiency) on the dynamic range of the CCD, is studied. It is established that for compensating the effect of charge backflow related transfer inefficiency, a significant sacrifice in the dynamic range is required. However, it is shown possible to minimize backflow loss without incurring a reduction in the dynamic range, by optimizing the driving clock waveform. An extensive analysis of the free charge transfer in surface channel, three phase CCDs is carried out so as to determine the influence of clock waveform on the performance of the device and to find the optimum clocking conditions. A modified three level clocking operation is suggested which is shown to help in overcoming the limitations introduced by charge backflow phenomenon on the high frequency charge transfer efficiency and dynamic range of the CCD.

The clocking conditions required for optimizing the performance of floating gate tapped CCDs (which have applications in transversal filtering) are also studied. A virtual two phase clock waveform having a critical dc off-set between the two driving clocks is shown to be advantageous for enhancing the charge handling capability of floating sense gates. Further, the dc off-set helps to minimize the clock turn-off time thereby enhancing the charge transfer speed or the high frequency charge transfer efficiency. The critical requirements of the dc off-set and the turn-off time of the clocks for optimal operation of a floating gate tapped CCD programmable transversal filter are discussed. The advantages and disadvantages of using a novel area variable MOS capacitance weighting technique for realizing the programmable tap-weights of the filter are studied. Using the optimum clock waveforms suggested for driving tapped and untapped CCD delay lines, an appreciable enhancement in the charge transfer efficiency and dynamic range of these devices has been achieved and the results are reported in the thesis.

CONTENTS

	Page
Acknowledgments	ii
Abstract	iii
List of Figures	ix
List of Abbreviations and Symbols	xv
 CHAPTER I INTRODUCTION, REVIEW AND SCOPE	 1
1.1 Charge coupled devices	2
1.2 Applications of CCD in analog signal processing	5
1.3 Motivation	8
1.4 Scope of work	11
1.5 Organization of the thesis	15
REFERENCES	18
 CHAPTER II A CRITICAL EXAMINATION OF MULTIPHASE MODEL AND IDENTIFICATION OF CHARGE TRANSFER LOSS COMPONENTS IN A THREE PHASE CCD	 24
2.1 Introduction	25
2.2 Transfer function of CCDs	27
2.3 Signal dispersion in CCDs in the presence of charge backflow	34
2.4 Measurement of charge transfer loss components	43
2.5 Pseudo high frequency operation	45
2.6 Experimental results	52
2.6.1 Discussion	60
2.7 Conclusions	61
REFERENCES	63

CHAPTER III	IMPLEMENTATION AND PERFORMANCE OF A FEEDBACK COMPENSATED CCD DELAY LINE	66
	3.1 Introduction	67
	3.2 Theory of inefficiency compensation by external feedback	71
	3.3 Realization of truncated feedback compensation	75
	3.4 Linearity and dynamic range measurements	80
	3.5 Inefficiency compensation for small signal inputs	89
	3.6 Off-set in the compensation at large signal level	96
	3.7 Discussion of the main results	102
	3.8 Conclusions	104
	REFERENCES	106
CHAPTER IV	AN EXTENDED OPERATION OF THREE PHASE SCCDs BY CONTROLLED CHARGE TRANSFER	109
	4.1 Introduction	110
	4.2 Clocking requirements for optimum operation	111
	4.3 Free charge transfer analysis	117
	4.4 Computed results	124
	4.4.1 Two level clock operation	125
	4.4.2 Modified three level clock operation	128
	4.5 Experimental results	136
	4.6 Conclusions	141
	REFERENCES	143

	Page
CHAPTER V	
OPTIMUM CLOCKING SCHEME FOR FOUR PHASE FLOATING GATE TAPPED CCD	145
5.1 Introduction	146
5.2 Virtual one phase clocking operation..	151
5.3 Virtual two phase clocking operation..	158
5.4 Turn-off time of ϕ_1 and ϕ_2 clocks for minimizing backflow loss	174
5.4.1 Charge transfer analysis	174
5.4.2 Computed results	180
5.5 Discussion of the results	188
5.6 Conclusions	193
REFERENCES	196
CHAPTER VI	
PERFORMANCE OF A CCD PROGRAMMABLE TRANSVERSAL FILTER REALIZED WITH AREA VARIABLE MOS VARICAP TAP-WEIGHTING ELEMENTS	198
6.1 Introduction	199
6.2 Electrically programmable tap- weighting with variable capacitors. ..	204
6.2.1 Principle of AVMOSC and its realization technique	206
6.2.2 Linearity of the sensing scheme	222
6.3 Architecture of the filter	231
6.4 Experimental characterization of delay line and tap-weight circuits. ..	238
6.5 Performance of the filter	247
6.5.1 Discussion of the results	252
6.6 Conclusions	253
REFERENCES	255

		Page
CHAPTER VII	CONCLUSIONS 257
	7.1 Introduction 258
	7.2 Main results 258
	7.3 Scope for further work 265
APPENDIX I	FABRICATION PROCESS OF THE CCD 267
APPENDIX II	PROGRAM FOR CALCULATION OF FREE CHARGE TRANSFER LOSS 271
APPENDIX III	PROGRAM FOR CALCULATION OF TAP-WEIGHT.. ..	277
APPENDIX IV	CHARGE HANDLING CAPABILITY OF THE FLOATING GATE TAPPED CCD 279