

ENERGY ESTIMATION AND MODELING OF LDPC DECODERS

by

LAVA BHARGAVA

Department of Electrical Engineering

Submitted

in fulfillment of the requirements of the degree of

Doctor of Philosophy

to the



Indian Institute of Technology Delhi
November 2012

Certificate

This is to certify that the thesis titled **Energy Estimation and Modeling of LDPC Decoders** being submitted by **Lava Bhargava** for the award of **Doctor of Philosophy** in **Electrical Engineering** is a record of bona-fide work carried out by him under our guidance and supervision at the **Electrical Engineering Department, Indian Institute of Technology Delhi**. The work presented in this thesis has not been submitted elsewhere, either in part or full, for the award of any other degree or diploma.

Ranjan Bose
Professor
Department of Electrical Engineering
Indian Institute of Technology Delhi
New Delhi 110 016

M. Balakrishnan
Professor
Department of Computer Science and Engineering
Indian Institute of Technology Delhi
New Delhi 110 016

Acknowledgments

Many people have helped me in the course of my research and any merit in it is in large measure due to them. First of all, I wish to express my profound gratitude to my supervisors Prof. Ranjan Bose and Prof. M Balakrishnan for their continued encouragement and invaluable suggestions during this work. I will always be thankful for their wisdom, knowledge, and deep concern for me. It has been an honor to work with them. Their constant support has been a source of strength.

I wish to thank Prof.G. S. Visweswaran, Prof. P. R. Panda and Dr. Brejesh Lall for their valuable feedback, suggestions and encouragement in all respect. I wish to extend sincere thanks to Prof. Anshul Kumar and Dr. Kolin Paul for their advice and encouragement.

I would like to thank my colleagues Aryabratta Sahu, Anoop C. Nair, Anant Vishnoi, Sonali Chauhan, Neeraj Goel who helped with their discussions. I would like to thank Vaibhav Jain, Namita Sharma, Arun Parakh, Sharat B., Manideepa, Gayathri who always have pleasant word to share.

I would also like to thank the staff of Philips and FPGA laboratories, IIT Delhi, Mrs. Vandana Ahluwalia and Mr. S. D. Sharma for their help wiyh lab. resiurces. I would like to thank the director and my colleagues at my parent institute who have always extended support for my work. Finally, I want to thank my family. The constant support and encouragement from my wife Sangeeta and children Vartika and Kshitij gave me energy to carry on my work. My wife Sangeeta took over all responsibilities of family, sparing me to do my work. I remember my father who was a source of constant moral support and my mother who has always looked forward to this day.

Lava Bhargava

Abstract

Advances in VLSI technology has made implementation of large systems on a chip possible. Such increased transistor densities operating at very high frequencies leads to very high power densities at the chip level. Further many of these devices are meant for “portable” systems implying energy being sourced from batteries. This has made energy consumption an important design parameter. Thus, it calls for design methodologies which incorporate energy space exploration at every level of abstraction.

A large number of communication systems employ standards which are fast evolving. These standards specify high throughput, low overheads, optimum utilization of channel capacity and support for a variety of bit error rates. Clearly there is a need to use error control codes which can adapt to a wide range of channel conditions. Low density parity check (LDPC) have been adopted in many new standards as they come close to Shannon limit at low SNRs.

LDPC codes are amenable to parallel implementation with decoding complexity which is linear in block length. Further, non-binary LDPC codes as distinct from binary LDPC codes provide very good performance at short and medium block lengths. This motivates us to explore energy efficient hardware implementation of LDPC codes.

This thesis is targeted towards evolving a framework for energy estimation at the algorithmic level. The major motivation is to compare energy efficiency of

various LDPC algorithms. This is achieved by estimating energy based on activity of various individual hardware components. We have carried out implementations of three binary and two non binary algorithms to meet our objectives.

Chapter 1 discusses the motivation for pursuing this problem. There is a need to create a framework which would enable informed decisions regarding energy consumption at higher abstraction level.

In chapter 2 we carry out a survey of techniques for energy estimation at various levels. Models employed at different levels are based on both implementation details as well as input data characteristics available at that level.

Many algorithms have been reported for decoding of LDPC codes. In chapter 3, we have studied and implemented three binary and two non-binary decoding algorithms. Further their BER performance as well as computational complexity has been captured.

One approach to computing energy consumption of algorithms is through using a hardware model as input for power simulator. In chapter 4, VHDL models for fully parallel implementation of three binary and two non-binary algorithms have been built. These models have been synthesized and energy consumption per code word has been estimated. Our results show that log-likelihood is the most energy efficient among the binary algorithms whereas max algorithm outperforms *max** when comparing non-binary algorithms.

In our approach, energy estimation at a higher level of abstraction is based on component energy models built using characteristics of input data streams. In chapter 5, we survey the prior work on component models and follow it up with our model. Our arithmetic component models are based on two parameters; the average Hamming distance and the average bit location of transitions. This approach though simple but in terms of error percentage compares well with models which use many more parameters.

In chapter 6 we present our energy estimation methodology which is based on estimating and summing up the energy consumption of individual components. The component energy itself is estimated using component energy models created earlier. The input parameters for these models are obtained from the data streams generated by executing the C models. The results show high-fidelity implying they can be used for early stage design space exploration.

Finally in chapter 7 we list specific contributions of this work as well as suggestions for extending this work. Our specific contributions from the thesis include extensive study of LDPC algorithms from the energy consumption point of view as well as a comprehensive approach for energy estimation at algorithmic level.

Contents

List of Figures	v
List of Tables	vii
1 Introduction	1
1.1 Motivation	1
1.2 Objective	3
1.3 Thesis organization	4
2 Energy Estimation Techniques	7
2.1 Introduction	7
2.1.1 Logic level	10
2.1.2 RTL level	10
2.1.3 Behavioral level estimation	13
2.1.4 System level estimation	15
2.1.5 Discussion	18
3 Low Density Parity Check (LDPC) Codes	19
3.1 Introduction	19
3.2 Digital communication basics	20
3.3 Binary LDPC codes	22
3.3.1 Decoding algorithm	27

3.3.2	Non-binary LDPC	36
3.4	Decoding algorithms and their C implementation	43
3.5	Discussion	49
4	Implementation of LDPC Decoders	51
4.1	Hardware implementation: basic transformations/issues	51
4.2	Review of binary LDPC codes	53
4.3	Implementation of binary decoders	56
4.3.1	Log likelihood decoder	59
4.3.2	Likelihood decoder	61
4.3.3	Normalized minsum decoder	64
4.4	Review of non-binary decoders	67
4.4.1	Implementation of max* and max non-binary decoders	68
4.5	Results	73
4.5.1	Results for binary LDPC decoders	73
4.5.2	Results for non-binary LDPC decoders	75
4.6	Conclusion and discussion	75
5	Component Energy Models	77
5.1	Need for energy model	77
5.2	Review of current modeling techniques	79
5.2.1	Probabilistic methods	80
5.2.2	Pattern based methods	82
5.3	Proposed model	85
5.3.1	Some preliminaries	85
5.3.2	Model parameters	86
5.3.3	Steps in building up the model	86
5.4	Carry Look Ahead (CLA) adder model	90

5.4.1	Energy models for other arithmetic components	92
5.5	Summary and discussion	95
6	Energy Estimation Framework	97
6.1	Introduction	97
6.2	Energy estimation framework	97
6.2.1	Flow diagram	97
6.3	Energy estimation for decoders	101
6.3.1	Component energy estimation	102
6.4	Validation Flow	103
6.5	Results	103
6.6	Discussion	105
7	Conclusion and Future work	107
7.1	Summary of contributions	107
7.1.1	Future work	109
	Bibliography	111

