


**A MICROPROCESSOR - BASED PROTECTION SCHEME  
USING  
FAST WALSH - HADAMARD TRANSFORM**

by  
**PURNIMA SHARMA**

Thesis submitted to the  
INDIAN INSTITUTE OF TECHNOLOGY, DELHI  
for the award of the degree of  
**DOCTOR OF PHILOSOPHY**



Department of Electrical Engineering  
INDIAN INSTITUTE OF TECHNOLOGY, DELHI  
NEW DELHI-110016

JULY, 1986


TO

MY HUSBAND, RAJIV

CERTIFICATE

This is to certify that this thesis,  
entitled " A MICROPROCESSOR-BASED PROTECTION SCHEME  
USING FAST WALSH-HADAMARD TRANSFORM " being submitted  
by Mrs. Purnima Sharma, in fulfilment of the requirement  
for the award of the Degree of DOCTOR OF PHILOSOPHY  
at the Indian Institute of Technology, Delhi,  
is a record of bonafide research work carried out by her  
under our guidance and supervision.

This work has not been submitted to any other University/  
Institute for the award of any other degree/diploma.



Dr. J. Henry  
Asst. Professor



Dr. S.I. Ahson  
Professor

Department of Electrical Engineering  
Indian Institute of Technology, Delhi  
New Delhi 110 016

## ACKNOWLEDGEMENT

I take this opportunity to express my sincere thanks to my supervisors, Dr. J. Henry and Prof. S. I. Ahson, for stimulating discussions, suggestions and continual encouragement, advice and guidance.

For evincing a keen interest in my research work, I am grateful to Prof. J. Nanda, Head, Department of Electrical Engineering, I. I. T., Delhi.

To Dr. C. M. Bhatia and Prof. S. S. Lamba are due my thanks for providing microprocessor kits and accessories required for the present work.


I also wish to thank all the staff of P. G. Machine Lab., Hybrid Computer Lab., Microprocessor Lab., Power Electronics Lab., Core Lab., and Workshop, for their valuable assistance.

To Mr. Narang goes the credit of doing a meticulous job of typing out this thesis.

My thanks are also due to Central Electricity Authority, Government of India, for granting permission to pursue this research work to completion.

I am deeply indebted to my husband, Rajiv, for his consistent inspiration, and to my little daughter, Nidhi, for her innocent understanding.

And I thank all others who have helped, directly or indirectly, in the completion of this work.



PURNIMA SHARMA

SUMMARY TABLE OF CONTENTS

<u>CHAPTER No.</u>	<u>CHAPTER DESCRIPTION</u>
1	INTRODUCTION
2	REVIEW OF DIGITAL DISTANCE PROTECTION
3	WALSH FUNCTIONS AND THE WALSH-HADAMARD TRANSFORM
4	TRANSMISSION LINE PROTECTION USING FAST WALSH-HADAMARD TRANSFORM
5	HARDWARE DESIGN AND SOFTWARE DEVELOPMENT
6	RESULTS AND CONCLUSIONS
APPENDIX- I	GRAY-CODE TO BINARY CONVERSION
II	CALCULATION OF WALSH COEFFICIENTS BY TRAPEZOIDAL INTEGRATION, $N = 16$
III	PROOF OF HORTON'S AMPLITUDE AND PHASE THEOREMS
BIBLIOGRAPHY	

# DETAILED TABLE OF CONTENTS

	<u>Page</u>
Certificate	iii
Acknowledgement	iv
Summary Table of Contents	v
Detailed Table of Contents	vi
List of Illustrations	xii
List of Tables	xv <sup>vi</sup>
<u>CHAPTER 1</u> <u>INTRODUCTION</u>	1
1.1      MOTIVATION	2
1.2      HISTORICAL BACKGROUND	3
1.3      DIGITAL RELAYING	6
1.4      SCOPE OF THE PRESENT WORK	8
<u>CHAPTER 2</u> <u>REVIEW OF DIGITAL DISTANCE PROTECTION</u>	11
2.1      INTRODUCTION	12
2.2      FAULT DETECTION AND FAULT IDENTIFICATION TECHNIQUES	15
2.2.1      Rockfeller's Voltage Fault Detector (VFD)	16
2.2.2      Mann-Morrison's Cycle-by-Cycle Comparison Scheme	18
2.2.3      Current Comparison Scheme of PRODAR-70	20

2.2.4	The AEP Scheme	22
2.2.5	Briengan-Chen Technique	23
2.2.6	Gilbert-Shovlin Method	25
2.2.7	Travelling Wave Technique	25
2.2.8	Salam's Technique	27
2.3	ALGORITHMS FOR IMPEDANCE CALCULATION	28
2.3.1	Transmission Line Protection Based on System Parameters	28
2.3.1.1	McInnes-Morrison algorithm	29
2.3.1.2	Ranjbar-Cory algorithm	31
2.3.1.3	Briengan-Chen algorithm	32
2.3.1.4	Smolinski's algorithm	33
2.3.1.5	Polynomial curve fitting	33
2.3.1.6	Laplace transformation based algorithm	35
2.3.2	Transmission Line Protection Based on the signal containing both the fundamental and transient frequencies	35
2.3.2.1	The least squares technique	36
2.3.3	Transmission Line Protection Based on the Fundamental Frequency Signal	37
2.3.3.1	Mann-Morrison scheme	37
2.3.3.2	PRODAR-70 algorithm	39
2.3.3.3	Sinusoidal curve fit	39
2.3.3.4	Fourier analysis -- full-cycle window	40
2.3.3.5	Fourier analysis with short data window	43

2.3.3.6	Finite Fourier transform technique	43
2.3.3.7	Kalman filtering technique	45
2.3.3.8	Algorithm based on symmetrical components	46
2.3.3.9	Square wave correlation technique	47
2.3.3.10	Algorithm based on Haar functions	48
2.3.3.11	Full-cycle Walsh function algorithm	48
2.3.3.12	Half-cycle Walsh function algorithm	49
2.4	CONCLUSION	49

<u>CHAPTER 3</u>	<u>WALSH FUNCTIONS AND THE WALSH-HADAMARD TRANSFORM</u>	52
3.1	INTRODUCTION	53
3.2	ORTHOGONAL AND ORTHONORMAL FUNCTIONS	54
3.3	WALSH FUNCTIONS	55
3.3.1	Walsh Ordering	56
3.3.2	Paley Ordering	57
3.3.3	Natural or Hadamard Ordering	59
3.4	WALSH SERIES REPRESENTATION	61
3.5	FOURIER - WALSH THEORY	63
3.6	HORTON'S ALGORITHM	65
3.6.1	Horton's First Amplitude and Phase Theorem	67
3.6.2	Horton's Second Amplitude and Phase Theorem	69

3.7	WALSH FUNCTIONS BASED ALGORITHM WITH HALF-CYCLE DATA WINDOW	71
3.3	THE FAST WALSH-HADAMARD TRANSFORM (FWHT)	74
3.8.1	Fast Hadamard-Ordered Walsh-Hadamard Transform	74
3.8.2	Fast Walsh-Ordered Walsh-Hadamard Transform	80
3.9	REPRESENTATION OF A SINE WAVE BY WALSH FUNCTIONS	82
3.10	CONCLUSIONS	84
<u>CHAPTER 4</u>	<u>TRANSMISSION LINE PROTECTION USING FAST WALSH-HADAMARD TRANSFORM</u>	86
4.1	INTRODUCTION	87
4.2	FUNDAMENTAL BASIS OF THE FWHT-BASED ALGORITHM	89
4.2.1	Algorithm A — Full-Cycle Data Window	90
4.2.2	Algorithm B1 — Half-Cycle Data Window	93
4.2.3	Algorithm B2 — Half-Cycle Data Window	97
4.3	EVALUATION OF THE PROPOSED ALGORITHMS USING SIMULATED FAULT DATA	100
4.3.1	Digital Computer Simulation Results	104
4.3.2	Computational Requirements	109
4.4	SALIENT FEATURES OF THE DEVELOPED ALGORITHMS	123
4.5	AN ALGORITHM FOR THE CALCULATION OF SYMMETRICAL COMPONENTS — ALGORITHM C	130
4.6	CONCLUSIONS	139

<u>CHAPTER 5</u>	<u>HARDWARE DESIGN AND SOFTWARE DEVELOPMENT</u>	141
5.1	INTRODUCTION	142
5.2	SELECTION OF THE PROTECTION PROCESSOR	143
5.3	THE PROTECTION PROCESSOR	147
5.3.1	Multiplexed Address and Data Bus	147
5.3.2	I/O Devices	149
5.3.3	Instruction Set Encoding for Memory Efficiency and Execution Speed	151
5.3.4	System Support Peripherals	151
5.3.4.1	Programmable keyboard and display interface (8279)	154
5.3.4.2	Programmable peripheral interface (8255A)	154
5.3.4.3	Programmable interval timer counter (8253)	155
5.3.5	Audio - Cassette Interface	155
5.4	THE DATA ACQUISITION SYSTEM	159
5.4.1	Voltage and Current Transducers	159
5.4.2	Low Pass Filters	161
5.4.3	Signal Conditioner	161
5.4.4	Sample Hold Circuit	165
5.4.5	Analog to Digital Converter ( ADC )	166
5.5	INTERFACING THE DAS WITH THE MICROPROCESSOR	169

5.6	SOFTWARE DESCRIPTION	173
5.6.1	The Main Program	174
5.6.2	The Data Acquisition Subroutine (DAS)	180
5.6.3	Self Diagnostic Routine (CHECK)	182
5.6.4	Fault Detection Routine (DETECT)	182
5.6.5	Fault Identification Routine (DETERMINE)	186
5.6.6	DC Offset Filter Routine (OFFSET)	187
5.6.7	Impedance Calculation Routine (IMP)	189
5.6.8	Trip Decision Routine (TRIP)	190
5.7	TEST EQUIPMENT	193
5.8	LIMITATIONS OF THE DATA ACQUISITION SYSTEM	193
<u>CHAPTER 6</u>	<u>RESULTS AND CONCLUSIONS</u>	196
6.1	INTRODUCTION	197
6.2	THE IMPEDANCE CALCULATION	198
6.3	DYNAMIC PERFORMANCE OF THE PROPOSED DISTANCE RELAYING ALGORITHMS	201
6.3.1	Power System Model Considered for Transient Analysis	202
6.3.2	Performance Analysis	205
6.4	THE SYMMETRICAL COMPONENT CALCULATION	232
6.5	CONCLUSIONS	238
6.6	SCOPE FOR FURTHER WORK	243
APPENDIX- I	GRAY-CODE TO BINARY CONVERSION	244
APPENDIX- II	CALCULATION OF WALSH COEFFICIENTS BY TRAPEZOIDAL INTEGRATION, $N = 16$	245
APPENDIX-III	PROOF OF HORTON'S AMPLITUDE AND PHASE THEOREMS	247
BIBLIOGRAPHY		266