

ESD DEVICE DESIGN AND STRATEGY FOR STATE OF THE ART CMOS TECHNOLOGIES

RADHAKRISHNAN. S



**DEPARTMENT OF ELECTRICAL ENGINEERING
INDIAN INSTITUTE OF TECHNOLOGY DELHI
OCTOBER 2019**

© Indian Institute of Technology Delhi (IITD), New Delhi, 2019

ESD DEVICE DESIGN AND STRATEGY FOR STATE OF THE ART CMOS TECHNOLOGIES

by

RADHAKRISHNAN. S

Department of Electrical Engineering

Submitted

in fulfilment of the requirements of the degree of Doctor of Philosophy

to the



**Indian Institute of Technology Delhi
October 2019**

CERTIFICATE

This is to certify that the thesis titled “**ESD Device Design and Strategy for State of the Art CMOS Technologies**” submitted by **Radhakrishnan. S** for the award of **Doctor of Philosophy** in Electrical Engineering is a record bonafide work carried out by him under my guidance and supervision at the Department of Electrical Engineering. The work presented in this thesis has not been submitted elsewhere either in part or full, for the award of any other degree or diploma.

Prof. M. Jagadesh Kumar

Department of Electrical Engineering

Indian Institute of Technology Delhi

New Delhi – 110016

Date:

Place: New Delhi

ACKNOWLEDGMENTS

I take this opportunity to express my deep gratitude to all people who have extended their cooperation in various ways during the course of this study. It is my pleasure to acknowledge the help of those individuals.

I would like to express my sincere gratitude to my guide and supervisor Prof. M. Jagadesh Kumar, Department of Electrical Engineering, for his valuable guidance, inspiration and encouragement during all the stages of my research work. His insightful suggestions helped me to mold my thinking abilities and writing skills. I am grateful to my SRC committee members for their constant support.

I am indebted to my mother Ms. Jayakumari S, father Mr. Sithanandam R, wife Dr. Gayathri. R and my son Sai Tejas for their emotional support and encouragement during hard times.

I am grateful to ST Microelectronics colleagues, Chittoor Parthasarathy, Vivek Asthana, Malathi Kar, Jean Jimenez, Johan Bourgeat, Nicolas Guitard, Divya Agarwal, Anurag Mittal and Vicky Batra for their help and support. I would like to extend my sincere thanks to Cyrille Le Royer and Vinet Maud of CEA LETI for their support on fabrication of TFETs.

I would like to thank my fellow IIT friends, Avikal Bansal, Sindhu, Roohie Kaushik, Shubham, Kannan, Rajat, Bhuvan, Gajendra, Nitin Goyal, Chandni, Kapil, Arun Kumar, Shankar, karthi and Sathyaseelan for their company and help during the project.

I would like to thank my Samsung Colleagues, Chanhee Jeon, Woojin Seo, Jordan Davis, Kitae Lee, Sukjin Kim and Samsung Management for their continuous support during the thesis submission period. Finally I would like to thank the almighty for giving me the strength to pursue this research work.

Radhakrishnan. S

ABSTRACT

Electrostatic discharge (ESD) is a physical phenomenon wherein there is a rapid transfer of charge between two bodies with different electrostatic potential, when they come in contact with one another. Similar events can also happen in semiconductor industry. An independent research suggests more than 50% of the failures in the semiconductor industry are due to electrical overstress and ESD phenomenon. Especially with technology scaling, the ESD design window also shrinks, traditional ways of ESD protection strategy needs to be reviewed. In this work, we have explored innovative ways of using parasitic current paths to reduce the impact of the ESD stress. The organization of this work is as follows,

IMOS based ESD Clamp: In this work, we have investigated the use of controlled impact ionization mechanism in mitigating the ESD stress. The ESD behavior of the partially gated diode often called as impact ionization MOSFET is explained. We have explored its applicability for 5 V ESD protection using thin gate oxide devices (designed to handle 1.8 V – 2.5 V).

TFET based ESD Clamp: In this work, we have investigated the application of band to band tunneling current in discharging the ESD current. The architecture of the tunnel field effect transistor is similar to the gated diode structure but optimized for tunneling. Extensive TCAD simulations using 28 nm FDSOI technologies were performed to understand nature of the ESD behavior of these tunnel field effect transistors. We have performed TLP measurements of the TFET using different configurations on the TFETs fabricated in the FDSOI technology. Impact of tunnel boosters like silicon germanium and structural optimizations like nanowire technology were also studied. A new on-chip ESD protection network is also proposed. We have also explored the applicability of the TFET in the static ESD protection aimed for failsafe and fault tolerant I/O's.

Low Leakage Power Clamp: In this work, we explore the usage of the parasitic BJT in the RC based power clamp. In the proposed architecture, the gate and substrate are tied together to enhance the current path from MOSFET and BJT action. The proposed architecture reduces the net width of the bigFET thereby reducing the static leakage current and exhibits faster turn-on capability.

सार

इलेक्ट्रोस्टैटिक डिस्चार्ज (ईएसडी) एक भौतिक घटना है जिसमें विभिन्न इलेक्ट्रोस्टैटिक क्षमता वाले दो निकायों के बीच तेजी से हस्तांतरण होता है, जब वे एक दूसरे के संपर्क में आते हैं। अर्धचालक उद्योग में भी ऐसी ही घटनाएँ हो सकती हैं। एक स्वतंत्र शोध से पता चलता है कि अर्धचालक उद्योग में 50% से अधिक विफलताएं विद्युत ओवरस्ट्रेस और ईएसडी घटना के कारण होती हैं। विशेष रूप से प्रौद्योगिकी स्केलिंग के साथ, ESD डिज़ाइन विंडो भी सिकुड़ती है, ESD सुरक्षा रणनीति के पारंपरिक तरीकों की समीक्षा की जानी चाहिए। इस काम में, हमने ईएसडी तनाव के प्रभाव को कम करने के लिए परजीवी विद्युत रास्तों का उपयोग करने के अभिनव तरीकों का पता लगाया है। इस कार्य का संगठन इस प्रकार है,

IMOS आधारित ईएसडी क्लैप: इस कार्य में, हमने ईएसडी तनाव को कम करने में नियंत्रित प्रभाव आयनीकरण तंत्र के उपयोग की जांच की है। आंशिक रूप से गेट किए गए डायोड के ESD व्यवहार को अक्सर प्रभाव आयनीकरण MOSFET कहा जाता है। हमने पतले गेट ऑक्साइड उपकरणों (1.8 V - 2.5 V को संभालने के लिए डिज़ाइन) का उपयोग करके 5 V ESD सुरक्षा के लिए इसकी प्रयोज्यता का पता लगाया है।

TFET आधारित ईएसडी क्लैप: इस कार्य में, हमने ईएसडी करंट के निर्वहन में बैंड टू बैंड टनलिंग करंट के अनुप्रयोग की जांच की है। सुरंग क्षेत्र प्रभाव ट्रांजिस्टर की वास्तुकला गेटेड डायोड संरचना के समान है लेकिन सुरंग के लिए अनुकूलित है। 28 एनएम एफडीएसओआई तकनीकों का उपयोग करते हुए व्यापक TCAD सिमुलेशन इन tunneling ट्रांजिस्टर के ईएसडी व्यवहार की प्रकृति को समझने के लिए किया गया था। हमने FDSOI तकनीक में गढ़े TFETs पर विभिन्न विन्यासों का उपयोग करके TFET की TLP माप का प्रदर्शन किया है। टनल बूस्टर के प्रभाव जैसे सिलिकॉन जर्मैनियम और संरचनात्मक अनुकूलन जैसे नैनोवायर तकनीक का भी अध्ययन किया गया। एक नया ऑन-चिप ईएसडी सुरक्षा नेटवर्क भी प्रस्तावित है। हमने ईएसडी सुरक्षा में सफल और fault tolerant I / O के उद्देश्य से TFET की प्रयोज्यता का पता लगाया है।

कम रिसाव पावर क्लैप: इस कार्य में, हम आरसी आधारित पावर क्लैप में परजीवी BJT के उपयोग का पता लगाते हैं। प्रस्तावित वास्तुकला में, MOSFET और BJT कार्रवाई से वर्तमान पथ को बढ़ाने के लिए गेट और सबस्ट्रेट को एक साथ बांधा गया है। प्रस्तावित वास्तुकला

बिगफेट की शुद्ध चौड़ाई को कम कर देता है जिससे स्थैतिक रिसाव की धारा कम हो जाती है और तेजी से चालू क्षमता प्रदर्शित होती है।

Table of Contents

CERTIFICATE.....	i
ACKNOWLEDGEMENTS.....	iii
ABSTRACT.....	v
संर.....	vii
TABLE OF CONTENTS.....	ix
LIST OF FIGURES.....	xiii
LIST OF TABLES.....	xxi
Chapter 1.....	1
Introduction.....	1
1.1. Electrostatic Discharge Basics.....	1
1.2. On-Chip ESD Design.....	2
1.3. On-Chip ESD Design Challenges.....	5
1.4. Organization of the thesis.....	6
1.5. References.....	7
Chapter 2.....	9
ESD Test Methods.....	9
2.1. Introduction.....	9
2.2. Human Body Model (HBM).....	9
2.3. Machine Model (MM).....	10
2.4. Charged Device Model (CDM).....	12
2.5. Transmission Line Pulsing (TLP) & Very Fast TLP (VFTLP).....	13
2.6. ESD Design Methodology.....	15
2.7. Conclusion.....	16
2.8. References.....	17
Chapter 3.....	19
A Novel Cascade Free 5 V ESD Clamp Using I-MOS: Proposal and Analysis.....	19
3.1 Introduction.....	19
3.2 Simulation Parameters and TCAD Methodology.....	21

3.3	Device Architecture Selection and Validation.....	23
3.4	DC Characteristics.....	25
3.5	Quasi-Static and Transient Characteristics.....	29
3.6	Conclusion.....	33
3.7	References.....	34
Chapter 4.....		37
Tunnel Field Effect Transistor as an ESD Device - TCAD based Device Characterization		37
4.1	Introduction.....	37
4.2	Simulation Parameters and TCAD Methodology.....	38
4.3	DC Characteristics.....	41
4.4	Quasi-static Characteristics.....	44
4.5	Advantages of TFET in ESD.....	53
4.6	Proposed ESD Network.....	54
4.7	Conclusion.....	55
4.8	References.....	55
Chapter 5.....		57
Tunnel Field Effect Transistor as an ESD Device - Experimental Verification, Network Simulation and Static Clamp Design.....		57
5.1	Introduction.....	57
5.2	Silicon TFET TLP Characterization.....	59
5.2.1	Testing Methodology.....	59
5.2.2	Silicon TFET.....	61
5.2.3	Strained Silicon-Germanium Nanowire TFET.....	66
5.2.4	Discussion.....	70
5.3	Proposed TFET based ESD network.....	71
5.3.1	Proposed ESD Network – Working Principle.....	71
5.3.2	TCAD Simulation Methodology.....	72
5.3.3	HBM Characteristics.....	73
5.3.4	CDM Characteristics.....	76
5.4	Static Clamp Design using TFET.....	77
5.4.1	Proposed Idea.....	78

5.4.2	TCAD Methodology and Device Parameters.....	80
5.4.3	TLP/VFTLP Characteristics.....	81
5.4.4	Overshoot Characteristics.....	85
5.5	Conclusion.....	87
5.6	References.....	88
Chapter 6.....		87
Dynamically Boosted Substrate Power Clamp for Reduced Leakage and Improved Speed.....		91
6.1	Introduction.....	91
6.2	Proposed Idea and Validation Methodology.....	92
6.3	TCAD Simulation.....	95
6.4	SPICE Simulation.....	98
6.5	TLP/VFTLP Characterization.....	102
6.6	Conclusion.....	105
6.7	References.....	105
Chapter 7.....		107
Conclusion.....		107
List of Publications from this work.....		109
Biography.....		111

List of Figures

Figure No	Description	Page No
Fig. 1. 1	Electric spark generated when a charged human being touches a grounded door knob due to ESD phenomenon	2
Fig. 1. 2	(a) ESD phenomenon when a human touch the printed circuit board (b) electric spark generated when a charged human being touches a grounded BJT	2
Fig. 1. 3	Snapshot of the different I/O's present in the computer printed circuit board	3
Fig. 1. 4	Typical architecture of an integrated circuit (a) package level (b) silicon level	3
Fig. 1. 5	ESD Protection strategy of an integrated circuit	4
Fig. 1. 6	ESD Protection of (a) General Purpose I/O pad (b) Power Supply Pad (c) Failsafe/Fault tolerant I/O pad	4
Fig. 1. 7	ESD Design window from 130 nm technology to 32 nm technology	5
Fig. 2. 1	HBM ESD stress due to the human with static charge touching a grounded chip	10
Fig. 2. 2	(a) HBM test circuit (b) HBM response of a short circuit	10
Fig. 2. 3	MM ESD stress from an improperly grounded machine	11
Fig. 2. 4	(a) MM test circuit (b) MM response [3]	12
Fig. 2. 5	CDM ESD stress from a charged chip to a grounded surface	12
Fig. 2. 6	(a) CDM test circuit (b) CDM response [3]	13
Fig. 2. 7	Basic TLP system	14
Fig. 2. 8	I-V curve construction from the TLP system	15
Fig. 3. 1	Schematic cross section of (a) the proposed p-IMOS in p-substrate (c). GGIMOS ESD clamp integrated in the 3.3 V/5 V I/O to be protected	20
Fig. 3. 2	(a) Proposed layout of the GGIMOS (b) Schematic cross-	21

	section of the GGIMOS along with the design parameters.	
Fig. 3. 3	(a) n-IMOS in Gate Grounded Configuration (b) p-IMOS in Gate Grounded Configuration (GGIMOS) (c) Potential distribution along the X-direction for the cutline drawn 1 nm below the surface of the proposed GGIMOS.	23
Fig. 3. 4	Electric Field and Potential distribution along the X-direction for the cutline drawn 1nm below the surface of the GGIMOS realized in n-well and p-substrate.	25
Fig. 3. 5	Reverse blocking characteristics of GGIMOS at different ambient temperatures.	25
Fig. 3. 6	Breakdown voltage and leakage current characteristics as a function of impact ionization length, L_I .	27
Fig. 3. 7	Potential drop across L_I and L_G vs drain source potential, V_{DS} .	27
Fig. 3. 8	Potential contours in the active silicon layer and buried oxide of GGIMOS stressed at $V_{DS} = 8.4$ V. (b) Potential contours in the active silicon layer and buried oxide of GGIMOS stressed at $V_{DS} = 12$ V.	28
Fig. 3. 9	Voltage response of the GGIMOS for the VFTLP current pulse of amplitude 10 mA.	30
Fig. 3. 10	TLP/VFTLP characteristics of the GGIMOS for the positive current pulse. The device width (W) is 15 μm .	31
Fig. 3. 11	TLP/VFTLP characteristics of the GGNMOS for the positive current pulse. The device width (W) is 15 μm .	31
Fig. 3. 12	TLP/VFTLP characteristics of the GGIMOS for the negative current pulse. The device width (W) is 15 μm .	32
Fig. 3. 13	HBM characteristics of the GGIMOS for the positive pulse. The device width (W) is 4000 μm .	33

Fig. 4. 1	Schematic cross-section of (a) FDSOI TFET (b) Bulk TFET (c) STI Diode (d) FDSOI-Hybrid integration.	38
Fig. 4. 2	Calibrated transfer characteristics of the FDSOI TFET and bulk TFET with the experimental data.	40
Fig. 4. 3	Transfer characteristics of the (a) FDSOI TFET and (b) bulk TFET with varying gate lengths.	42
Fig. 4. 4	Transfer characteristics of the (a) FDSOI TFET and (b) bulk TFET with varying gate lengths.	43
Fig. 4. 5	Schematic cross section of the FDSOI and bulk TFET with varying V_{DS} from 1 V to 2 V.	43
Fig. 4. 6	Transfer characteristics of the bulk and FDSOI TFET with different physical models.	44
Fig. 4. 7	TLP characteristics of FDSOI TFET, Bulk TFET and STI Diode during positive ESD stress at the drain of the TFET and cathode of the STI diode.	45
Fig. 4. 8	Schematic cross section of the bulk TFET showing the band to band generation parameter for various TLP currents.	46
Fig. 4. 9	Schematic cross section of the bulk TFET showing the impact ionization parameter for various TLP currents	46
Fig. 4. 10	Hotspot temperature as a function of the drain current for the FDSOI and bulk TFETs.	47
Fig. 4. 11	TLP Chronograms of the (a) FDSOI TFET and (b) bulk TFET for varying TLP currents.	48
Fig. 4. 12	TLP Chronograms of the (a) FDSOI TFET and (b) bulk TFET for different physical models combination.	48
Fig. 4. 13	TLP Chronograms of the (a) FDSOI TFET and (b) bulk TFET with and without thermodynamic models.	49
Fig. 4. 14	TLP characteristics of FDSOI TFET, bulk TFET and STI Diode during negative ESD stress at the drain of the	50

	TFET and cathode of the STI diode.	
Fig. 4. 15	VFTLP characteristics of FDSOI TFET, bulk TFET and STI Diode during positive ESD stress at the drain of the TFET and cathode of the STI diode.	50
Fig. 4. 16	3D process and device simulated structures showing current density and hot spot location in FDSOI TFET and STI diode during positive VFTLP pulse at the drain of the FDSOI TFET and cathode of the STI diode	51
Fig. 4. 17	VFTLP characteristics of FDSOI TFET, bulk TFET and STI Diode during negative ESD stress at the drain of the TFET and cathode of the STI diode.	52
Fig. 4. 18	3D process and device simulated structures showing current density and hot spot location in FDSOI TFET, Bulk TFET and STI diode during negative VFTLP pulse at the drain of the TFET and cathode of the STI diode.	52
Fig. 4. 19	ESD design window available for the designers for the FDSOI TFET and NMOS as the load.	53
Fig. 4. 20	ESD current paths of the (a) conventional ESD network (b) proposed TFET based ESD network in three I/O pad configuration.	54
Fig. 5. 1	ESD network using I/O pad and supply pad using (a) STI diodes (b) TFETs.	57
Fig. 5. 2	(a) SEM cross-section of the silicon TFET [7] (b) STEM cross-section of the wide SiGe nanowire TFET [8].	58
Fig. 5. 3	(a) FDSOI TFET connected in PMOD configuration (b) FDSOI TFET connected in NMOD configuration (c) Chip Micrograph used for the TLP testing with the FDSOI TFET scribe highlighted.	60
Fig. 5. 4	DC Characteristics of the TFET connected in (a) PMOD configuration (b) NMOD configuration.	61

Fig. 5. 5	TLP characteristics of the TFET connected in PMOD configuration showing various regions of operation	62
Fig. 5. 6	(a) TLP characteristics of the TFET connected in PMOD (b) NMOD configuration showing various regions of operation.	63
Fig. 5. 7	Comparison of the TLP characteristics of the FDSOI TFET with TCAD simulated FDSOI TFET and STI diode.	65
Fig. 5. 8	Chip micrograph of the strained SiGe nanowire TFET used for the TLP testing with the test scribe highlighted.	65
Fig. 5. 9	DC characteristics of the strained SiGe TFET (a) with wide nanowire width (b) with narrow nanowire width operating in PMOD configuration.	67
Fig. 5. 10	DC characteristics of the strained SiGe TFET (a) with wide nanowire width (b) with narrow nanowire width operating in NMOD configuration.	67
Fig. 5. 11	(a) TLP characteristics of the strained SiGe nanowire TFET connected in PMOD configuration showing various regions of operation.	68
Fig. 5. 12	(a) TLP characteristics of the strained SiGe nanowire TFET connected in NMOD configuration showing various regions of operation.	68
Fig. 5. 13	Comparison of the TLP characteristics of the silicon TFET and strained SiGe nanowire TFET.	69
Fig. 5. 14	(a) TFET (b) STI diode with their pad connections during TLP stress (c) TLP characteristics of STI diode, FDSOI and bulk TFET.	72
Fig. 5. 15	(a) HBM Test circuit (b) CDM Test Circuit used in our simulations.	73
Fig. 5. 16	(a, b, c) 3 kV HBM stress response of the STI, bulk	74-77

	TFET and FDSOI TFET based ESD network respectively (d, e, f) 125 V/3 A CDM stress response of the STI, bulk TFET and FDSOI TFET based ESD network respectively	
Fig. 5. 17	I/O pad potential across the STI and TFET based ESD network during (a) 3 kV HBM stress (b) 125 V / 3 A CDM stress.	77
Fig. 5. 18	Schematic cross-section of the (a) FS/FT I/O with the ESD IP (b) Substrate boosted GGNMOS (c) SCR triggered by substrate boosted GGNMOS (d) SCR triggered by bulk TFET.	79
Fig. 5. 19	(a) TLP characteristics (b) TLP Chronogram of substrate boosted GGNMOS, SCR triggered by substrate boosted GGNMOS, SCR triggered by bulk TFET.	82
Fig. 5. 20	(a) VFTLP characteristics (b) VFTLP Chronogram of Substrate boosted GGNMOS, SCR triggered by substrate boosted GGNMOS, SCR triggered by bulk TFET.	83
Fig. 5. 21	3D process and device simulated structures showing current density and hot spot location at the failure during VFTLP simulation in the (a) Substrate boosted GGNMOS (b) SCR triggered by substrate boosted GGNMOS (c) SCR triggered by bulk TFET.	84
Fig. 5. 22	Overshoot voltage characteristics of the Substrate boosted GGNMOS, SCR triggered by substrate boosted GGNMOS, SCR triggered by bulk TFET.	87
Fig. 5. 23	3D process and device simulated structures showing impact ionization characteristics and displacement current characteristics during transient overshoot (a) and (c), and forward bias regime (b) and (d) respectively.	87
Fig. 6. 1	Block diagram of the conventional RC based power	93

	supply clamp.	
Fig. 6. 2	Block diagram of the proposed RC based power supply clamp.	93
Fig. 6. 3	Schematic of the proposed RC based power supply clamp.	94
Fig. 6. 4	Layout of the proposed RC based power supply clamp.	94
Fig. 6. 5	TLP characteristics of the conventional and proposed clamp.	96
Fig. 6. 6	VFTLP characteristics of the conventional and proposed clamp.	96
Fig. 6. 7	Current density contours at 1.6 mA/ μm of the (a) conventional supply clamp (b) proposed supply clamp (c) schematic showing MOS action current in the conventional clamp (d) schematic showing MOS and BJT current in the proposed clamp.	97
Fig. 6. 8	Lattice temperature contours of the bigFET 1.6 mA/ μm in the (a) conventional clamp (b) proposed clamp.	97
Fig. 6. 9	Schematics of the (a) HBM test circuit (b) CDM test circuit	99
Fig. 6. 10	HBM characteristics of the conventional and proposed clamp.	99
Fig. 6. 11	CDM characteristics of the conventional and proposed clamp.	100
Fig. 6. 12	Leakage characteristics of the conventional clamp.	101
Fig. 6. 13	Leakage characteristics of the proposed clamp.	101
Fig. 6. 14	TLP characteristics of the proposed clamp.	103
Fig. 6. 15	Screenshot of the chronograms of the proposed clamp (a) Voltage across the DUT (b) Current through the DUT.	103
Fig. 6. 16	VFTLP characteristics of the proposed clamp.	104

List of Tables

Table No	Description	Page No
Table 5. 1	Device Under Test Details	67
Table 7. 1	Summary of the proposed ideas, validation methodology and application areas.	108