

AN INTEGRATED SOLUTION FOR BUILT-IN SELF TEST

By

MOHAMMED FADLE ABDULLA

Computer Science and Engineering Department

*Thesis submitted
in fulfillment of the requirements for
the award of the degree of
DOCTOR OF PHILOSOPHY*

to the




INDIAN INSTITUTE OF TECHNOLOGY, DELHI


DECEMBER, 1997

Certificate

This is certify that the thesis entitled "*An Integrated Solution For Built-In Self Test*", being submitted by Mohammed Fadle Abdulla to the Department of Computer Science and Engineering, Indian Institute of Technology, Delhi, for the award of Degree of Doctor of Philosophy, is a bonafide research work carried out by him under our supervision and guidance. The results obtained in this thesis have not been submitted to any other university or institute for the award of any other degree or Diploma.



Dr. C. P. Ravikumar
Department of Electrical Engg.
Indian Institute of Technology
New Delhi, 110016, INDIA



Prof. Anshul Kumar
Department of Computer
Science & Engineering
Indian Institute of Technology
New Delhi, 110016, INDIA

Intellectual Property Rights (IPRs) Notice


**Part of this thesis may be protected
by one or more of Indian Copyright Registrations (Pending)
and/or**

**Indian Patent (Pending)
by Dean, Industrial Research & Development (IRD)
Indian Institute of Technology Delhi (IITD)
New Delhi-110016, India**

**IITD restricts the use, in any form, of the information, in part or full,
contained in this thesis ONLY on written permission of the Competant
Authority : Dean, IRD, IIT Delhi OR MD, FITT, IIT Delhi**

Thesis as ammended and submitted to BPGS, IIT Delhi on 20/07/1998

TH
681.3.02
ABD-I



Acknowledgements

I am greatly indebted to my supervisors Prof. Anshul Kumar and Dr. C. P. Ravikumar for their invaluable technical guidance and moral support during the course of my research. I appreciate all the time they gave to me, all the things they have taught me, and all the kind advice I have received from them.

I would like to express my sincere gratitude to Prof. M. Balakrishnan and Prof. Shashi Kumar for their great help and encouragement. I take this opportunity to acknowledge my sincere thanks to Mrs. Anshul Kumar, Mrs. Ravikumar, Mrs. Balakrishnan, and Mrs. Shashi Kumar and their respectable parents for their kind hospitality.


I wish to thank Prof. B. N. Jain, Head, Department of Computer Science & Engineering for providing me the opportunity to use the various facilities of the department. I also thank the Chairman and the member of the Department Review Committee for their help and support.

My thanks are due to Prof. S. C. Dutta Roy, Prof. D. Nagchoudhuri, Prof. H. M. Gupta, Prof. G. S. Visweswaran and Dr. R. K. Mehta for useful discussions, advice, and comments. I am very fortunate to have been here with a great set of people who were always ready to help.

I am grateful to the all the members of the staff of the Department of Computer Science & Engineering, in particular, the staff of the PHILIPS, INTEL, ERNET, and MiniComputer laboratories for their cooperation and help.

Special thanks to my fellow research colleagues for their friendship.

This thesis is dedicated to my family.

A handwritten signature in black ink, appearing to read 'Mohammed Fadle Abdulla', with a stylized flourish at the end.

Mohammed Fadle Abdulla

Abstract

Signature based techniques have been well known for the built-in self-test of integrated systems. Conventional BILBO-BIST schemes suffer from long detection latency, since it is not until the signatures are scanned out and compared off-chip that a fault becomes apparent. Aliasing and long test application time, which are fallouts of long detection latency, are serious problems. Other problems of conventional BILBO-BIST are expensive simulations and poor fault diagnosis.

The work reported in this dissertation is concerned with a Built-In Self-Test methodology that can overcome the limitations mentioned above. These test architectures are sufficiently general and applicable to any digital system. We develop improved techniques for improving (a) the probability of aliasing (b) test application time (c) fault simulation time, and (d) fault diagnosis.

In this thesis, we propose two test architectures, called Multiple On-chip Signature Comparison (MOSC) and Enhanced Multiple On-chip Signature Comparison (EMOSC), which allow concurrent testing and on-chip signature comparison of multiple intermediate signatures. Data paths can be made testable using a new BIST structure called Concurrent Intermediate Comparison register (CIC). Analysis of the aliasing probability in BILBO as well as in CIC registers using algebraic codes shows the benefit of using these schemes. We have shown that the MOSC and EMOSC techniques are applicable to data paths with embedded memory elements. We have also developed an optimization techniques to reduce the area overhead of the test schemes. Fault simulation and fault diagnosis based on MOSC and EMOSC schemes has also shown good results.

In addition to pure signature based approaches, we describe a novel Mutual Checking BIST architecture (MC-BIST) which uses Equality Comparator register (E-BILBO) to implement mutual testing among functional blocks. We also develop the theory and the design techniques to unify mutual checking with the multiple signature checking schemes.

Keywords : Multiple signature checking, on-chip signature comparison, mutual testing, diagnostic simulation based on multiple signature checking.

Contents

1	<i>Introduction</i>	1
1.1	Built-In Self-Test	1
1.2	Scope of Present Work	8
1.3	Organization of The Thesis	9
2	<i>Review : Overcoming The Signature-Based BIST Limitations</i>	13
2.1	Introduction	13
2.2	Aliasing Problem	14
2.2.1	Extended Signature Analyzer	14
2.2.2	Multiple Testing	15
2.2.3	Multiple Signature Analysis	15
2.2.4	Composite Signature Technique	16
2.2.5	Multiple Signature Checking	17
2.2.6	Non Signature Analyzing Techniques	21
2.3	Large Test Application Time	23
2.4	Untestable Self Loop Modules	25
2.5	Large Fault Simulation Time	26
2.6	Poor Diagnostic Resolution	27

2.7	Long Scan-out Time	29
2.8	Conclusions	29
3	<i>Multiple On-Chip Signature Checking</i>	30
3.1	Introduction	30
3.2	Multiple On-Chip Signature Checking	31
3.2.1	Basic Idea	31
3.2.2	Test Session Planning	35
3.2.3	Test Response Function	38
3.3	Implementation of On-Chip Comparison	40
3.4	Basic Check points Set Space	43
3.5	Enhancements To The MOSC Scheme	51
3.5.1	Fault Coverage	54
3.5.2	Fault Detection Latency	56
3.6	Conclusions	59
4	<i>Analysis of Aliasing Probabilities</i>	60
4.1	Introduction	60
4.2	Aliasing-Pair And Fault Range Concepts	61
4.3	Aliasing probability In SSCS Scheme	65
4.4	Aliasing probability In MOSC Scheme	73
4.5	Fault Coverage With EMOSC Scheme	81
4.6	Conclusions	83
5	<i>Optimizing MOSC Test Controller For Functional Modules</i>	85
5.1	Introduction	85
5.2	Test Controller-PLA Area	87

5.3	Enhancements To Basic Architecture	89
5.4	TC-PLA Area Optimization	94
5.5	CIC Registers Area Overhead	102
5.6	Centralized Test Control PLA	104
5.7	Conclusions	107
6	<i>Optimizing MOSC Test Area Overhead For Embedded Memory Blocks</i>	108
6.1	Introduction	108
6.2	MOSC Scheme For RAMs	111
6.2.1	Memory Fault Models	113
6.2.2	Optimizing MOSC Architecture For RAMs	115
6.3	Partitioning Memories	117
6.3.1	Motivation For partitioning	117
6.3.2	Effect On Aliasing Probability	118
6.3.3	Effect On Fault Coverage	119
6.4	Synchronizing Test Cycles	124
6.4.1	Synchronizing Test Procedure	126
6.4.2	Effect On Fault Coverage	127
6.4.3	Synchronized Scheme With Shared TAC	131
6.5	Test Area Overhead	133
6.5.1	TC-PLAs Area Overhead	133
6.5.2	CIC Registers Area Overhead	136
6.6	Conclusions	140
7	<i>Fault And Diagnostic Simulators Based On EMOSC Architecture</i>	141
7.1	Introduction	141

7.2	Fault Simulation Technique	143
7.3	Fault Diagnosis Strategy	150
7.4	Testing And Fault Diagnosis	154
7.5	Area Overheads	155
7.6	Conclusions	157
8	<i>Optimization of A Composite Mutual Testing Scheme</i>	159
8.1	Introduction	159
8.2	Mutual Checking Scheme	160
8.2.1	The Basic Idea	161
8.2.2	E-BILBO As A Comparator	165
8.2.3	Testing Self-loop Modules	168
8.3	Fault Modeling	170
8.3.1	Probability of Fault Masking	170
8.3.2	Avoiding Common Design Faults	172
8.3.3	Multiple Mutual Checking	173
8.3.4	Mutual Checking With Compaction	174
8.4	Removing Resource Conflicts	175
8.5	Optimization of Test Architecture	179
8.5.1	Merging Embeddings	179
8.5.2	Area Oriented Optimization	182
8.5.3	Test Scheduling With Area Oriented Optimization . . .	189
8.5.4	Test-Time Oriented Optimization	191
8.6	Conclusions	204

9	<i>Conclusions</i>	206
9.1	Comparative Evaluation of MOSC	207
9.1.1	Aliasing Probability	207
9.1.2	Analysis	207
9.1.3	Optimization	209
9.2	Enhanced MOSC	209
9.3	EMOSC Vs MOSC	210
9.4	Fault Self-Diagnosis Strategy	211
9.5	Mutual Checking BIST	211
9.6	Unified Test Scheme	212
9.7	Future Work	212