


C-2C LADDER BASED D/A CONVERTERS FOR PCM CODECS

By
S. P. SINGH

**THESIS SUBMITTED
IN FULFILMENT OF THE REQUIREMENTS
OF THE DEGREE OF
DOCTOR OF PHILOSOPHY**




Department of Electrical Engineering
INDIAN INSTITUTE OF TECHNOLOGY, DELHI
JUNE, 1986


CERTIFICATE

This is to certify that the dissertation "C-2C ladder based D/A converters for PCM codecs" being submitted by S.P.Singh for the award of the degree of Doctor of Philosophy at the Indian Institute of Technology, Delhi, is a record of bonafide research work carried out by him under our supervision and guidance. In our opinion, it has reached the standard fulfilling the requirements of the regulation relating to the degree.

The results contained in this thesis have not been submitted to any other institute for the award of any degree or diploma.



A. Prabhakar
General Manager,
R & D, Indian Telephone
Industries Ltd.,
Bangalore 560 016



A.B. Bhattacharyya
Professor, Centre for Applied
Research in Electronics,
Indian Institute of Technology,
New Delhi-110 016

ACKNOWLEDGEMENTS

I have great pleasure in expressing my gratitude to Dr.A.Prabhakar and Prof.A.B.Bhattacharyya for their supervision and guidance. Working with them has been a great experience.

I am grateful to Mr.B.S.Panwar for his invaluable support and help. I am also thankful to Dr.Sudhir Chandra, Dr.G.Bose, and Mr.Rajinder Singh for their help and suggestions.

I express my sincere thanks to Mr.G.H.Sarma for the encouragement during the course of work. I am also grateful to Mr.P.V.S.Subramanyam, Dr.(Mrs.)N.Menon, Mr.D.Sarkar, Dr.V.Kalyanaraman, Mrs.M.Sarkar, Mr.S.Annamalai, Dr.(Mrs.) S.Sen, Dr.C.Rajagopal, Mr.G.Viswanadam, Mr.H.L.Pratap, Mr.C.N.Ajit, and Mr.B.S.Chandrashekar for their help in the fabrication and testing of the chip.

I also thank the Management of Indian Telephone Industries Limited, Bangalore-560 016, for their permission and support during the course of this work.

I thank Mr.J.Natarajan and Mr.L.Balakrishna for the help in entering and editing the text on the word processor.

My thanks are also due to my wife and kids who showed a great amount of patience and restraint.

S.P.SINGH

ABSTRACT

D/A and A/D converters based on the binary weighted capacitor array, and various derivatives thereof, have been extensively studied in the literature. PCM voice codecs incorporating such converters are available as standard commercial products. This thesis is devoted to the analysis, design and simulation of C-2C ladder-based D/A converters, which do not appear to have been studied so far in the literature.

It is shown first, that the capacitor bottom plate parasitics result in unacceptably high (> 0.5 LSB) nonlinearity of C-2C ladder D/A converters. Therefore, it is suggested that these parasitics should be "designed in", i.e., be treated as circuit elements rather than as parasitics, and incorporated into the converter design. To this end, a unit capacitor C is proposed, which has a linear floating bottom plate parasitic C_p .

Two design approaches are developed, one based on the assumption that $C_p \ll C$ and the other assuming $C_p/C \approx 10\%$, culminating in 7-bit designs with nonlinearity as low as 0.095LSB. These 7-bit designs are then extended to 13 bits. A series of 13-bit designs are obtained, the most economical of which has a unit capacitor count as low as 39 -- a drastic reduction over the best reported so far in the literature, i.e., 192.

Finally, guidelines are developed for converter mask layout design, and it is experimentally verified that the procedure of designing in the parasitics does indeed drastically reduce converter nonlinearity.

CONTENTS

	Acknowledgements	ii
	Abstract	iii
	List of figures	vii
	List of tables	xiii
	List of symbols	xiv
	Key to figures	xviii
CHAPTER	DESCRIPTION	PAGE
1.	Introduction	1
1.1	PCM Voice codecs	1
1.2	Capacitor arrays for A/D and D/A conversion	5
1.3	Scope of the thesis	10
1.4	Organisation of the thesis	12
2.	Capacitive ladder D/A structures for all MOS codecs	14
2.1	Introduction	14
2.2	The McCreary-Gray scheme	14
2.3	A/D converter using a C-2C ladder - introduction	19
2.4	Proposed unit capacitor structure for A/D converter using C-2C ladder	23
2.5	Conclusion	31
3.	Analysis and design of C-2C ladder D/A converters	32
3.1	Introduction	32

CHAPTER	DESCRIPTION	PAGE
3.2	Approximate star equivalent circuit of the C-2C ladder	35
3.2.1	Node elimination	35
3.2.2	Star equivalent circuit of the C-2C ladder	37
3.2.3	Discussion of the star equivalent circuit	37
3.3	The parasitic compensation scheme	39
3.3.1	8-bit design examples	39
3.3.2	13-bit design examples	43
3.3.3	Discussion of 8- and 13-bit designs	43
3.3.4	Design of 7-bit D/A converters	48
3.4	Conclusion	49
4.	Design of improved 7-bit ladder D/A Converters	54
4.1	Introduction	54
4.2	Tableau method of design	54
4.3	Iterative design	60
4.3.1	General guidelines	60
4.3.2	Improved 7-bit designs	61
4.4	Conclusion	66
5.	Design of 13-bit ladder based D/A converters	67
5.1	Introduction	67
5.2	Design of 13-bit D/A converters	67
5.3	Design of 8-bit D/A converters	80
5.4	Conclusion	80

CHAPTER	DESCRIPTION	PAGE
6.	Layout design, fabrication and testing of the 8-bit, and 13-bit D/A converters	85
6.1	Introduction	85
6.2	The unit capacitor and interconnect layouts	85
6.3	Constraints in the mask design	89
6.4	Converter mask layout design	95
6.4.1	Circuit simulation	97
6.4.2	Mask trimming	97
6.5	Experimental results	101
6.5.1	Analysis of experimental results	101
6.5.2	Effectiveness of mask trimming	105
6.6	Conclusion	109
7.	Conclusion and scope for further work	110
7.1	Scope for further work	111
APPENDIX-A	Linear Analog-to-Digital and Digital-to-Analog converters Definitions	113
APPENDIX-B	Companded PCM codecs	122
APPENDIX-C	L to * transformation algorithm	124
APPENDIX-D	Computer programme for the analysis of all-capacitor networks	127
APPENDIX-E	Fabrication process for the test chip	143
REFERENCES		149