# A FRAMEWORK FOR DESIGNING CONTEXT-AWARE ADAPTIVE EMBEDDED SYSTEMS

**RAJESH KEDIA**


**DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING**
**INDIAN INSTITUTE OF TECHNOLOGY DELHI**
**OCTOBER 2020**

# A FRAMEWORK FOR DESIGNING CONTEXT-AWARE ADAPTIVE EMBEDDED SYSTEMS

by

RAJESH KEDIA

Department of Computer Science and Engineering

Submitted

in fulfillment of the requirements of the degree of Doctor of Philosophy

to the


**INDIAN INSTITUTE OF TECHNOLOGY DELHI**

**OCTOBER 2020**

DEDICATED TO

*My daughter Anika.*

# Certificate

This is to certify that the thesis titled "**A Framework For Designing Context-Aware Adaptive Embedded Systems**" being submitted by **Rajesh Kedia** for the award of **Doctor of Philosophy** in Computer Science and Engineering is a record of bonafide work carried out by him under my guidance and supervision in the Department of Computer Science and Engineering, Indian Institute of Technology Delhi. The work presented in this thesis has not been submitted elsewhere, either in part or full, for the award of any other degree or diploma unless otherwise stated explicitly.

Certain works included in this thesis involved collaboration or use of measurement data obtained by other students, which have been explicitly specified/acknowledged in the corresponding chapters and the part done by those collaborators appeared in their respective reports/theses.

**M. Balakrishnan**
Professor
Department of Computer Science and Engg.
Indian Institute of Technology Delhi
New Delhi- 110016

**Kolin Paul**
Professor
Department of Computer Science and Engg.
Indian Institute of Technology Delhi
New Delhi- 110016

# Acknowledgments

*"I can no other answer make but thanks, and thanks, and ever thanks."*

**—William Shakespeare, *Twelfth Night***

I would like to express my sincere thanks and gratitude towards **Prof. M. Balakrishnan**, my Ph.D. supervisor. I interacted with him a few months before joining the Ph.D. programme and he has been advising me in various aspects right through then. Not only has he been a technical mentor, he has provided great insights on many other aspects of an academic life which would be useful for the future. I would also like to thank my co-supervisor **Prof. Kolin Paul** for providing practical insights and inputs on my thesis work. He has always been available for discussions and suggestions and pushed me to write the thesis in time. Both my supervisors have been very supportive during a few hard times in my research and have always motivated me. They actively helped me to complete the thesis during the COVID-19 related lockdown.

Many sincere thanks to **Prof. Preeti Ranjan Panda** for helping me develop additional skills that are necessary for being successful in research and academia. He enabled me to participate in the research paper review process of top conferences and journals which updated me with topics of wider domain. He also provided useful suggestions on my thesis work. **Prof. Anshul Kumar**, my research committee chair, was always approachable and has provided useful feedback on my research. I would also like to thank all instructors who imparted useful skills during my coursework at IITD.

I would like to thank Anupam Sobti for the collaboration on the MAVI project and Shikha Goel for the joint work on DPU. Suman Muralikrishnan provided the data related to the RBD system. Many B.Tech. and M.Tech. students contributed to obtaining data for MAVI. Kapil Dev and Lokesh Siddhu have spent time reviewing and providing useful feedback on various manuscripts related to this thesis. Prasanth V and Kapil Dev have provided useful feedback on the thesis draft.

Going through a long journey of Ph.D. brings various ups and downs, which cannot be sailed smoothly without the support of friends and family. I would like to express my heartfelt thanks to my wife Khushbu and daughter Anika, who have always been with me during various phases of this journey. Lokesh Siddhu has been a very good friend, a technical critic as well as mentor, and provided moral support whenever needed. Not just related to our own research, but our discussions on many other related research topics as well as various social aspects significantly helped my development as a researcher as well as an individual. Many Ph.D. colleagues – Lokesh Siddhu, Sakshi Tiwari, Ankit Anand, Dinesh Khandelwal, Vishal Sharma, Shashank

Sharma, Hameedah Sultan, Divya Praneetha, Hadi Brais, Neetu Jindal, Himanshu Gandhi – have been available for informal interactions and discussions beyond work which was very helpful for rejuvenation. I specifically thank Ankit Anand for involving me into the Ph.D. students cycling group which was truly cherished. Other colleagues – Richa, Iqra, Dilpreet, Ismi, Harsh, Samuel, Solomon – have been helpful in keeping a lively work environment.

Coming back to academia to pursue a Ph.D. after more than 8 years in industry was not an easy decision, specifically with the family-oriented social setup in India. Those who helped me during that time have no lesser contribution than those who helped me during my Ph.D. First, I would thank Ramakrishna Reddy K, my friend and colleague from Texas Instruments (TI), for giving me advice and encouragement on a daily basis. Discussions and inputs from Kapil Dev and Vikas Singal from my B. Tech. class, my brother Akash Kedia, and Prasanth V, C.P. Ravikumar from TI have been very helpful. Rubin Parekhji from TI guided me to make some of the important decisions and provided inputs to set right expectations during a Ph.D. Neeraj Saxena and Shubhra Bhandari enabled a smooth relieving from TI (during the Christmas holidays) in a short notice period. My uncles Hanuman Kedia, Jagdish Kedia, and Patram Bansal have always encouraged me to pursue my interests. My parents, wife, and mother-in-law have always trusted me and been very supportive of my decisions.

On our arrival in Delhi to join IIT, my maternal uncle Patram Bansal and his family kindly hosted us for a month. My younger brother Akash Kedia helped us find a house and settle down in the new city. Our lab and office admins – Ms. Sunita, Ms. Vandana, Ms. Rekha, Mr. Hemant, Mr. Suresh, Mr. Rajesh, Mr. Som Dutt, Ms. Manju, and many others worked behind the scenes in providing logistic support and helped avoid many administrative hassles. They have been very humble and helpful throughout. I would like to thank the Ministry of Electronics and IT (MeitY) for providing assistantship of enhanced value under Visvesvaraya Ph.D. fellowship scheme (MEITY-PHD-2671). I apologize and thank all those who have helped me but their names have been inadvertently missed out.

As we say in Indian tradition, no success comes without the blessings of the elders and the almighty. I am fortunate to have the kind blessings and love of my Late grandfather, Late maternal grandparents, grandmother, father, mother, uncles, aunts, in-laws, siblings, cousins, friends, my entire extended family, and the almighty. I strongly believe that the fortune that came along with the birth of my daughter Anika has helped me secure an admission in a premier institution like IIT Delhi and become the first person in my entire extended family to pursue a doctorate degree. I dedicate this thesis to my daughter.

**Rajesh Kedia**

# Abstract

The rapid advancement in Very Large Scale Integration (VLSI) technology along with Electronic Design Automation (EDA) methodologies has enabled electronic system designers to build increasingly complex and sophisticated systems. Apart from large scale computing, it is impacting almost every aspect of human living ranging from healthcare to education to entertainment. This is being achieved not just through integrating more and more transistors but also by integration of a variety of sensors in a family of devices broadly classified as *embedded systems*. This thesis considers many different aspects of modern embedded systems which together make the process for designing such systems significantly complex. Firstly, due to their recent success, machine learning, natural language processing, and computer vision techniques are increasingly becoming an integral part of embedded systems. A key characteristic of algorithms in these domains is that they are not "perfect" – the results generated have a certain accuracy and thus implicitly a certain error rate. The same task may be implemented with many choices which differ in accuracy and computation efforts and hence provide a few trade-off options to system designers. Interestingly, even these accuracy numbers may change with the nature of data, thereby enlarging the design space even further with many "modes" for the same tasks. Secondly, today's platforms provide multiple compute fabrics ranging from CPU, GPU, FPGA to customised accelerators in the same device. The presence of multiple fabrics very often increases options for execution of application tasks and therefore, provides additional flexibility but again with trade-off among parameters like performance, energy consumption, etc. Thirdly, the systems need to adapt the operating task modes in response to changes in various factors that are external to the system. We refer to these factors together as *context*. We call systems that are being designed to address the above three aspects as *Context-aware Adaptive Embedded Systems (CAES)*.

Consider early stages of designing such systems when even platform definition is still to be decided. The system designer needs to evaluate various options of task modes implemented along with the possible choices for platform components and the range of context in which the device is expected to operate. Clearly, there is a need for joint consideration of platforms, tasks,

and context at this stage to reach good solutions. On the other hand, such a joint exploration results in many-fold increase in the possible space of implementation, thereby significantly increasing the complexity of designing a CAES. Addressing such complexity through *Design Space Exploration (DSE)* in a structured manner is a key contribution of this thesis and forms the first step of the proposed two-step process for designing efficient CAES. In this step, a constraint based formulation of the DSE problem along with an iterative pruning approach is used to explore the design space. Various enhancements like quantization, genetic algorithm, and clustering are also integrated into the flow. Further, the DSE step uses a system model as an input, for which a *graphical representation* is proposed in the thesis. This representation is capable of capturing different choices of different task modes and components as well as the effect of context. Various rules are defined to automatically translate this representation into constructs from constraint logic programming (CLP) to enable its direct use in DSE.

The second step of the proposed CAES design process uses the reports generated from the DSE step to automatically identify suitable mapping of various contexts to task modes (called *run-time controller specification*), corresponding to the platform chosen during the DSE step. The flow uses concepts from multi-valued logic minimization to further minimize the generated run-time controller specification in order to reduce the total number of mappings. Such minimization process also provides insights into the operation of the system, specifically sensitivity to different context parameters. These insights can be useful for further refinements in the implementation.

Three different real systems have been used as case studies to demonstrate the applicability of the proposed design process. These case studies are diverse in their end-application, in the nature of the platforms and task modes, and in the metrics and context that are relevant for these systems. For all the three systems, many new design options become feasible due to consideration of components, task modes, and context together. The thesis presents such design options as well as associated trade-offs identified using the proposed framework.

Overall, this thesis defines a new class of systems named CAES and presents a comprehensive design methodology for such systems which can be used from very early stage in the design process.

# सार


ĆŘř ı ( ) Ɨ g - g xĦ gŐ ( ) ʃ Ţ ř ĆŘř ε Ħ ı ɬ ô ô ĥ ε Ħ ʃ à ɳ Ě ô , Ħ ĦĖ Ţ θ κ κ Ř Ħ ɥ Ę ŢĚ ɳ , ġ Ğ ε Ħ ȼ ʃ ɶ ɬ Ô ʃθ ε ę Ţ ʃ ɥ ₩ ŢĚ ɳ ε ř Ğ ε Ħ - θ ε Ħ ı ɥ ŢɳŐ ɥ ô ɭ , ɥ ε , ř υ, Ţ ř Ţ Ħ , Ě ȣ ĥ Ğ ε Ħ ε ę g ɭ ʃ ġ Ô ɥ Ţ θ ɳ " Ɨ g ɭ- ě ę Ô ɬ ʃ ř Ĥ g Ţ ř Ĥ ŝô g x θ ġ ɬ ɳ g ĞĚ Ţ ɬ ʃε ę ɭ ε ε Ħ ı ɬ Ř - θ ġ Ţ ɭ ô Ħ , ɳ g ć ɥ Ţ ř , ɻ ε " " ı Ħ κ , Ě x g ı ʃ , , Ħ č Ć Ě ŘŤĆ Ĝ ɭ ŘŤĆ ɥ Ħ ř Ć ɻ ř ĥ ε θ ġ ε , ř Ô Ć Ğ Ţ , ɳ ɳ Ţ x, x ɥ , ô ɬ Ř - g , ε Ħ ʃ ô x ε ɥ Ĥ θ ε ę ɬ ʃ Ô x ε Ħ ε g ɭ x ȼ ʃ ɬ ε x ɭ Ţ ε ɬ ɭ Ć ɤ ȼ g ε Ħ ( ) ȼ ʃ κ ε ı ɥ g ɭ

ε Ħ ı Ȼ ɬ θ ʃ Ě x ɥ Ô ɥ ε Ħ ı Ě x ɬ ε θ θ ġ ɬ x ɥ Ŭ ɳ x θ ε ę θ ġ ɬ ġ ɥ Ĥ ʃı ε ɥ à ɥ Ħ ĥ ȼ , ċ ɬ ε Ħ Ě ɻ, ɻ x Ć θ ɥ Ĥ g , Ć ę ✠ θ Ħ ʃ ₩κ , ı ɥ ô ʃ ɥ ₩κ κ g ı Ħ Ć Ě ( ) Ę ɥ ô κ ε ě x ı ε ŢĦ θ - ŢɳŐ ʃ

# Contents

# List of Figures

# List of Tables