

**EXPLORING THE RELIABILITY ASPECTS OF NVM
TECHNOLOGIES FOR NEUROMORPHIC AND DIGITAL
COMPUTING**

MANOJ KUMAR



**DEPARTMENT OF ELECTRICAL ENGINEERING
INDIAN INSTITUTE OF TECHNOLOGY DELHI**

November 2023

© Indian Institute of Technology Delhi (IITD), New Delhi, 2023

**EXPLORING THE RELIABILITY ASPECTS OF NVM
TECHNOLOGIES FOR NEUROMORPHIC AND
DIGITAL COMPUTING**

by

Manoj Kumar

DEPARTMENT OF ELECTRICAL ENGINEERING

submitted

in fulfillment of the requirement of the degree of Doctor of Philosophy

to the



INDIAN INSTITUTE OF TECHNOLOGY DELHI

November 2023

Dedicated to

Myself!

“यदा यदा हि धर्मस्य ग्लानिर्भवति भारत।
अभ्युत्थानमधर्मस्य तदात्मानं सृजाम्यहम्।।”

(संदर्भ: श्लोक ७, अध्याय ४, श्रीमद् भगवद् गीता)

हिंदी अनुवाद:

हे भारत (अर्जुन)! जब-जब धर्म की हानि और अधर्म की वृद्धि होती है, तब-तब मैं (श्रीकृष्ण) स्वयं को प्रकट करता हूँ।

English Translation:

Hey Arjuna! Whenever there is decline of righteousness, and rise of unrighteousness, then I (Shri Krishna) manifest Myself.

परित्राणाय साधूनां विनाशाय च दुष्कृताम्।
धर्मसंस्थापनार्थाय सम्भवामि युगे युगे।।

(संदर्भ: श्लोक ८, अध्याय ४, श्रीमद् भगवद् गीता)

हिंदी अनुवाद:

साधुओं की रक्षा करने के लिए, दुष्कृत्य करने वालों का संहार करने के लिए, धर्म को स्थापित करने के लिए, मैं (श्रीकृष्ण) प्रत्येक युग में प्रकट होता हूँ।।

English Translation:

For the protection of the pious, the destruction of the evil-doers, and establishing virtue, I (Shri Krishna) manifest Myself in every age.

CERTIFICATE

This is to certify that the thesis entitled “**Exploring the Reliability Aspects of NVM Technologies for Neuromorphic and Digital Computing**” being submitted by **Mr. Manoj Kumar** for the award of the degree of Doctor of Philosophy in the Department of Electrical Engineering, Indian Institute of Technology Delhi, is a record of bonafide work done by him under my supervision and guidance. The thesis has reached the standards fulfilling the requirements of the regulations related to the award of the degree. The matter embodied in this thesis has not been submitted for the award of any other degree or diploma.

Place: New Delhi

Date:

Dr. Manan Suri

Associate Professor

Department of Electrical Engineering

Indian Institute of Technology, Delhi

Hauz Khas, New Delhi- 110016, India

ACKNOWLEDGEMENTS

A Ph.D journey of more than five years with full of unforgettable insights, enrichment, fun, love, pain, and joyful moments was nothing less than a roller coaster ride for me. As this chaotic-journey comes to an end, it's my privilege to thank everyone who was beside me for their unconditional support and contribution. First and foremost, I would like to sincerely express my deep gratitude towards my advisor, **Prof. Manan Suri**, who believed in me to consider in his group. I am very thankful to him for providing me all the resources, instruments and logistics, whatever I needed, to pursue my study. His unconditional support and encouragement kept me motivated throughout this journey. There have been uncountable moments, when he inspired me to keep the moral high, when I felt exhausted. His continuous push to *think out of the box*, developed my critical thinking, which, I think, is very necessary for any researcher. He always provided me the time for un-scheduled meetings, whenever I went to his office, reviewed the manuscripts even during his travel timings. I am always very thankful and grateful for him to teach me professional and personal life-lessons, which developed my inert strength and encouragement.

I am also grateful and thankful to the members of my Student Research Committee (SRC), **Prof. Anuj Dhawan** (Chairperson), **Prof. Vivek Venkataraman** (Departmental Expert) and **Prof. Ajeet Kumar** (External Expert) for providing me the incredible and critical feedback, suggestions throughout my doctoral studies. With wholeheartedly, I would also like to express my sincere acknowledgement towards my collaborators **Prof. Tuo-Hung Hou** (Distinguished Professor), **Ming-Hung Wu** (M.S. Student) and *NanoST Research Lab* at Institute of Microelectronics, National Yang Ming Chiao Tung University, Taiwan. I also would to express my sincere gratitude towards **Prof. Kaushik Saha** (Ex. CTO Samsung R&D India) for teaching me the relevant course on Semiconductor Memories, particularly the VLSI and EDA Design principles to design the memory architectures, which helped me to develop various CMOS/NVM prototypes. Furthermore, I also want to acknowledge **Prof. Samaresh Das** (CARE, IITD) and current Ph.D students at *Microelectronics Research Lab - CARE, IITD* for teaching me the fabrication processes of emerging CMOS/NVM devices. I also want to sincerely thank **Prof. Shubham Sahay** (IIT-Kanpur) for his motivation, encouragement and guidance during this journey.

Moreover, I am deeply thankful and grateful to my buddies and colleagues **Dr. Supriya Chakraborty** (Post-Doctoral Fellow, RWTH, Germany), **Dr. Swatilekha Majumdar** (IBM, Germany), **Abhilash Garg** (Synopsis India), **Sai Sukruth Bezugam** (Ph.D student at UCSB, USA) for standing behind me during the low phases. I can never forget their support and love to keep me positive during this journey. Moreover, the debates, discussions and brainstorming on technical and non-technical things during Coffee/Tea/Meal breaks are unforgettable. Furthermore, I want to thank the members of "*NVM & Neuromorphic Hardware Group*", specially **Dr. Sandeep Kaur Kingra**, **Dr. Vivek Parmar**, **Shubham Negi**, **Narayani Bhatia** and **Tamoghno Das**, who made this long and at times tough journey easier for me. I also would like to specially thank my friends **Kritika Bhattacharya**, **Dr. Sobia Waheed**, **Rumysa Manzoor** and **Sushree Titiksha** for being so nice and providing their continuous encouragement. I am also thankful to my friends **Dr. Upasana Sahu** and **Dr. Divya Kaushik** for their informal support, fun-loving gossips and chit-chats over Tea/Coffee breaks.

Apart from regular academic activities, since I was the Ph.D students' representative at **Student Affairs Council (SAC)** and **Office of Carrier Services (OCS)** at IIT-D campus. Thus, I would like to acknowledge the support from Institute Director **Prof. Rangan Banerjee** (Forbes Marshall Chair Professor), **Prof. Aditya Mittal** (Dean SAC), **Prof Narayanan D. Kurur** (Dean Academics), **Ms. Anishya O. Madan** (Industrial Liaison Officer OCS) and whole student team for their co-operation and support.

I would also like to thank **Mr. Devendra Goswami**, **Mr. Rakesh Kumar** (Staff, VDTT Lab) and **Ms. Usha Devi** (Staff, U.G. Electronics Lab), **Mr. Yatindra Mani Tripathi** and **Mr. Satish Sah** (EE Office staff) right from the start of my journey till the very end. I am also thankful to SCOOPS, particularly **Mr. Amal Paira (Dada)** for providing the stationery weapons and printing my future through manuscript printouts during this academic journey. Moreover, I am very thankful to **Amul Cafe staff (Mr. Ramkumar, Mr. Parmod Kumar)** and **NesCafe Staff (Mr. Sanjeet Kumar, Mr. Prakash Biswas, Mr. Ram Babu, Mr. Vikas Singh)** for keeping me hot and cold at times by their beverages during the lab stays even at night times. I am also very thankful to the security staff at IIT campus, particularly at Lecture Hall Complex (LHC) for providing me a safe and secure environment even during bloody cold nights, while working me alone in the lab.

This journey would not have been possible without the continuing support, patience, and encouragement from my family members. I wholeheartedly want to thank my parents **Sh. Jagdish Prasad** and **Smt. Kamala Devi** for bringing me in this beautiful world and providing me all the support to reach this stage, where ever I am today. Though I don't have much words to express their scarifies, but I would be indebted to my parents for my whole life. I would like to sincerely thank my sisters, specially **Nirmala**, **Shakuntala** and **Santosh** who always filled my bag with *Paranthas and Churma etc.*, whenever I used to leave the home to reach my College/Flat. Their unconditional love and support kept me going, even many of the times when I felt broken. I would like to specially mention the support by my brother **Mr. Surendra Kumar** during my journey.

I want to sincerely express my heartfelt gratitude to my other-half for being the number one listener and supporter, whenever I was frustrated. Her unconditional love and belief in me nurtured my ability to think and analyze the things. Her frequent *Biryani with cold-drinks* food-orders kept my mind cool and stomach fueled to pursue the late night research during the lab-stays.

Moreover I want to thank me for believing in me, I want to thank me for doing this all hard-work, I want to thank me for no-days off, and I want to thank me for never quitting!

And last, but not the least, I am profoundly beholden to the **Almighty** for bestowing his blessings upon me.

Manoj Kumar

New Delhi.

ABSTRACT

Complementary-Metal Oxide Semiconductor (CMOS) technology based classical computing systems (i.e von-Neumann architecture) are energy in-efficient due to physically separated processing and computing units (referred as-memory wall bottleneck), leading to sequential data shuttling between processor and memory. Moreover, going beyond the More-than-Moore's era, deep-sub-micron (DSM) scaling with CMOS technology leads to various challenges such as thermal reliability, high leakage currents, non-uniform features etc. To overcome the aforementioned challenges, exploration of various novel devices and parallel computing principles are much needed.

In this thesis, we explore two emerging Non-Volatile Memory (NVM) technologies i.e Phase-Change Memory (PCM) and Resistive Memory (RRAM) for non-Von-Neumann architecture based Neuromorphic and computational memory applications. We demonstrate exhaustive brain-inspired computing applications through these NVM devices. We emulate the biological synaptic plasticity, dendritic functionality and neuronal activity through the CMOS-NVM based architectures. Moreover to demonstrate the machine learning (ML) based image classification application, we implement the spiking neural networks by incorporating the respective functionalities. Furthermore, through experimental characterizations and CMOS-NVM based circuit simulations, we successfully demonstrate the multi-valued logic and computational memory applications. Various reliability aspects of NVM devices such variability, retention and endurance impacting the proposed brain-mimicking sub-blocks (i.e synapses, dendrites and neurons) and digital logic/memory circuits, are illustrated in this thesis. A detailed benchmarking and comparison with existing studies is also shown to highlight the key advantages (such as area and power) of our proposed implementations.

सारांश

पूरक-धातु ऑक्साइड सेमीकंडक्टर (CMOS) प्रौद्योगिकी आधारित पारंपरिक कंप्यूटिंग सिस्टम (यानी वॉन-न्यूमैन आर्किटेक्चर) भौतिक रूप से अलग प्रसंस्करण और कंप्यूटिंग इकाइयों (जिसे मेमोरी वॉल बॉटलनेक कहा जाता है) के कारण ऊर्जा-कुशल नहीं हैं और इसका मुख्य कारण प्रोसेसर, मेमोरी के बीच सूचना का अनुक्रमिक आदान प्रदान है। इसके अलावा, "मूर" के युग से परे जाकर, डीप-सबमाइक्रोन CMOS तकनीक के साथ स्केलिंग से थर्मल विश्वसनीयता, उच्च रिसाव धाराएँ, गैर-समान विशेषताएँ जैसी विभिन्न चुनौतियाँ सामने आती हैं। उपरोक्त चुनौतियों पर काबू पाने के लिए, विभिन्न नवीन इलेक्ट्रॉनिक कंप्यूटिंग उपकरणों और समानांतर कंप्यूटिंग सिद्धांतों की खोज की बहुत आवश्यकता है।

इस थीसिस में हमने दो उभरती हुई, स्थिर सूचना आधारित मेमोरी (Non-Volatile Memory) तकनीकों, यानी Phase-Change Memory (PCM) और Resistive-Random-Access Memory (RRAM) का उपयोग करते हुए गैर वॉन-न्यूमैन (non Von-Neumann) वास्तुकला आधारित अनुसंधान अनुप्रयोगों, जैसे मानव मस्तिष्क जैसी गणना, कम्प्यूटेशनल मेमोरी की खोज तथा अध्ययन किया है। हमने स्थिर सूचना आधारित मेमोरी तकनीकों के माध्यम से संपूर्ण मस्तिष्क-प्रेरित कंप्यूटिंग सिद्धांतों और अनुप्रयोगों को प्रदर्शित किया है। विशेष रूप से हमने CMOS-NVM आधारित आर्किटेक्चर के माध्यम से मस्तिष्क-प्रेरित जैविक सिनैप्टिक प्लास्टिसिटी, डेंड्राइटिक कार्यक्षमता और न्यूरोनल गतिविधियों को प्रदर्शित किया है। इसके अलावा हमने स्पाइकिंग-न्यूरोन संबंधित कार्यात्मकताओं को शामिल करके, तंत्रिका नेटवर्क के माध्यम से मशीन लर्निंग (ML) आधारित प्रतिबिंब वर्गीकरण अनुप्रयोगों को प्रदर्शित किया है। आगे, विद्युत प्रयोगों और सर्किट सिमुलेशन के माध्यम से हमने सफलतापूर्वक मल्टी-वैल्यूड-लॉजिक (Multi-Valued-Logic) और कम्प्यूटेशनल मेमोरी जैसे अनुप्रयोगों को प्रदर्शित किया है। स्थिर सूचना आधारित मेमोरी तकनीकों के विभिन्न विश्वसनीयता पहलू, जैसे परिवर्तनशीलता (variability), प्रतिधारण (retention) और सहनशक्ति (endurance) आदि का मस्तिष्क-प्रेरित उप-ब्लॉक (यानी सिनैप्स, डेंड्राइट, न्यूरोन्स) और डिजिटल लॉजिक/मेमोरी सर्किट पर प्रभाव को इस थीसिस में उद्धृत किया गया है। मौजूदा अध्ययनों के साथ विस्तृत तुलना, हमारे प्रस्तावित कार्यान्वयन और खोजों के प्रमुख लाभों (जैसे क्षेत्रफल और ऊर्जा) को भी इस थीसिस में विस्तार से उजागर किया गया है।

Contents

ACKNOWLEDGEMENTS	i
ABSTRACT	iv
LIST OF FIGURES	xiv
LIST OF TABLES	xv
ABBREVIATIONS	xvi
1 Introduction and Motivation	1
1.1 Motivation	2
1.2 Challenges and Solutions to Classical Computing	3
1.3 Objectives and Contributions	5
1.3.1 Objectives of the Thesis	5
1.3.2 Key Contributions	5
1.3.3 Thesis Organization	6
2 Background Basics	8
2.1 Introduction	8
2.2 Emerging Non-Volatile Memory Technologies	8
2.2.1 Phase-Change Memory (PCM)	8
2.2.2 Resistive Random Access Memory	9
2.3 Explored Non-Idealities of NVM Technology	11
2.4 Explored Computing Applications	12
2.4.1 Neuromorphic Computing	12
2.4.2 Digital Logic and Computing	14
2.5 Recent Trends and Road-Blocks	14
Part-A: CMOS-NVM BASED NEUROMORPHIC COMPUTING	

3	Emulation of OxRAM based Synapses for SRDP Learning	17
3.1	Introduction	17
3.2	Proposed Methodology	18
3.2.1	Experimental Set-Up	18
3.2.2	Device Fabrication	19
3.2.3	Electrical Characterization	20
3.2.4	Neural Network Simulations	23
3.3	Results & Discussions	24
3.3.1	Endurance and sparsity analysis	28
3.4	Summary	29
4	OxRAM based Dendrites for Neuromorphic Hardware	30
4.1	Introduction	30
4.2	Background Information	31
4.3	Experimental Methodology	33
4.4	Results & Discussions	33
4.5	Summary	39
5	CMOS-PCM based Artificial Thermosensory Neuron	41
5.1	Introduction	41
5.2	Background Information	43
5.2.1	Thermosensory Neurons	43
5.2.2	PCM based Relaxation Oscillator (R_xO)	44
5.3	Proposed Methodology	46
5.3.1	PCM Compact Model	46
5.3.2	Proposed Artificial Thermosensory Neuron Circuit	48
5.4	Results & Discussions	50
5.4.1	Circuit Simulation Results	50
5.4.2	SNN Simulation Results	54
5.5	Summary	57
	Part-B: CMOS-NVM BASED DIGITAL COMPUTING	
6	CMOS-PCM based Ternary Logic and Memory Circuits	59

6.1	Introduction	59
6.2	Basics of Ternary Logic (T-logic)	62
6.3	Proposed Ternary Logic Circuits and Working	62
6.3.1	Proposed Ternary Inverter (TI) Logic	62
6.3.2	Ternary Universal Logic Gates	65
6.3.3	Proposed Ternary Static Random Access Memory (TSRAM)	66
6.3.4	Proposed Ternary Multiplier (TMUL)	68
6.4	Results & Discussions	71
6.5	Summary	79
7	CMOS-RRAM based Ternary Content Addressable Memory	80
7.1	Introduction	80
7.2	Proposed Methodology	82
7.2.1	Proposed TCAM Cell	82
7.2.2	Proposed TCAM Working	83
7.3	Results & Discussion	84
7.3.1	Experimental Results	84
7.3.2	Simulation Results	86
7.4	Conclusions	88
8	Conclusion and Future Work	90
8.1	Conclusion	90
8.2	Future Prospects	92
A	Design and Fabrication of CMOS-RRAM Chips	93
B	Biography	121

List of Figures

1.1	Three different eras of scaling: geometric scaling, equivalent scaling, and hyper-scaling. Transistor parameters such as gate oxide, junctions, channel doping and physical gate length were characterized during the geometric era of scaling. Exploration of new materials such as silicon–germanium, high- k dielectric and 3D device structures such as FinFETs or vertical nano-wires led to enhance effective mobility, electrical gate oxide thickness and the effective transistor width, respectively during equivalent scaling era. Moreover, innovative materials, logic and memory devices and heterogeneous integration is expected to enable the era of hyper-scaling. (adopted from [176]).	1
1.2	Decrease-in founders list with deep-sub-micron scaling advancements and increasing trend of investment cost (adopted from [9]). High investment cost leads to drastically decrease the interest of key memory players.	2
1.3	Scaling projection of major device dimensions (adopted from [151]).	3
1.4	Pathways to future computing solutions. Heat wall, Memory wall and Moore’s law sustainability are major road-blocks for classical computing systems. Developments and heterogeneous integration of NVM technologies in hyper-scaling era is expected to overcome the storage and computing bottlenecks providing the pathway to future complex computing paradigm (adopted from [248]).	4
2.1	(a) Operation of a PCM device. Low current for longer duration is applied to SET the device, whereas high current for shorter duration is used to RESET the device (adopted from [111]). (b) Experimental DC I-V plot of the PCM cell, (adopted from [178]).	9
2.2	(a) Schematic and (b) DC I-V plots of a 1T1R (1-Transistor, 1-RRAM) cell for different gate voltages (adopted from [136]).	10
2.3	(a) RRAM device variability illustration through 300 DC I-V plots and (b) LRS/HRS values after each switching cycle exhibiting the endurance (adopted from [94]). (c) Illustration of retention drift behaviour in a PCM cell (adopted from [16]).	11
2.4	(a) Biological and (b) electronic schematic, showing the similarity between brain functionality and neuromorphic computing, respectively, at different hierarchy levels. (c) Various application fields of neuromorphic computing ([42]).	13
2.5	Recent progress and future road-map to neuromorphic chips (adopted from [243]).	15
3.1	(a) Our custom designed PCB, (b) DUT programming scheme.	19

3.2	(a) I-V characteristics of bilayer OxRAM device for different sweep voltage-ranges (Green curve: SET/RESET=2.6V/4.6V), Magenta curve: SET/RESET=2.8V/4.8V, Blue curve: SET/RESET=3V/5V, Red curve: SET/RESET=3.2V/5.2V, Black curve: SET/RESET=3.4/5.4V, (b) I-V curves for 10 devices.	21
3.3	Potential and depression characteristics of OxRAM device for (a) C2C-variability (50 cycles), (b) D2D-variability (10 devices). SET pulse = 3 V, 10 ms, RESET pulse = 4.8 V, 10 ms. Read = 0.8 V, 150 ms.	21
3.4	(a) On-board generated programming pulse-trains and read pulse for pre-spiking frequency of 30 Hz and post-spike frequency of 20 Hz, (b) Experimentally observed OxRAM SRDP weight change ($\Delta G\%$) with pre-synaptic neuron spiking frequency modulation.	22
3.5	$\Delta G\%$ during SRDP demonstration for (a) C2C-variability experiments (50 cycles), and (b) D2D-variability experiments (10 devices). Pre-synaptic neuron pulse-train amplitude = 2.6 V, post-synaptic neuron pulse train amplitude = 5 V.	23
3.6	(a) Proposed two-layer fully unsupervised and fully connected SNN network. (b) Train and test accuracy with each digit class for $n = 15000$ post-synaptic neurons. (c) Best train and test accuracy variation with no of post-synaptic neurons. Recognition accuracy varies almost linearly with no of post-synaptic neurons (n). (d) Robustness of the proposed SRDP-based SNN against the median of coefficient of variation (i.e resultant variability) incorporated in simulations with scaled network size (784 \times 5000). At every point, five sample values are used for mean and stand deviation calculation.	24
3.7	(a) Experimentally observed retention characteristics of multiple OxRAM devices, and corresponding (b) Network accuracy during inference over a period of time.	25
3.8	(a) Number of weight updates per epoch (60000 images) for different number of post -synaptic neurons obtained through network simulations, (b) Experimentally observed OxRAM endurance data.	28
3.9	(a) Test accuracy with respect to varying sparsity (0% - 100% with step size of 20%) and different resultant variability in network while training. Devices with better uniformity attribute to the improved accuracy. Sample weight map (b) before and (c) after applying sparsity i.e ~ 3.3 million synapses pruned during inference.	29
4.1	(a) Representational diagram of a biological neuron [235] and (b) Functional block-diagram of electronic counterpart. (c) Schematic diagram of a biological dendrite [122] and equivalent electronic representation: (d) NVM-based, (e) CMOS-based [10].	32
4.2	(a) Top and (b) Side view of our OxRAM based dendritic chip.	33
4.3	(a) Various types of 'dSpikes' generated by a biological dendrite (adopted from [32]). (b) Proposed dendrite schematic. (c) Experimentally measured current response (I_{mes}) (i.e 40 cycles data) of our proposed dendrite exhibiting opening, closing of ion channels. (d) Negligible current passes through the device in HRS (i.e emulating closed ion channels). (e) Sufficient current passes through the device in LRS (i.e emulating the opening of ion channels).	34

4.4	Measured non-linear current responses for different combinations of sweeping voltages. (a) Linearly varying input voltage (40 cycles data), (b) Mean and standard deviation of DC I-V curves obtained from 20 OxRAM devices (Inset (i): Normalized DC I-V sweep with fitting model), (c) Alternate applied and (d) Consecutive applied positive, negative triangular voltage pulses with their current responses.	35
4.5	One inhibition is compensated by (a) One, (b) two excitations.	35
4.6	Amplitude modulated (a) Excitatory (b) Inhibitory functionality.	36
4.7	Experimentally observed dendritic relaxation effect, after incoming PSP stimulus. High amplitude program voltage pulse is considered as incoming PSP, whereas measured current under the read bias emulates the relaxation behaviour of the biological dendrite. (a) Stimulus voltage pulse followed by constant read at 1V. (b) Measured current response and (c) Exponentially decaying current (enlarged view) exhibiting the relaxation effect. (d) Stimulus voltage followed by repeated read pulses, and exponentially decaying peak values of read current ((Inset (i): enlarged view) illustrating the relaxation mode. (e) Relaxation effect under amplitude modulated multiple read pulses succeeded by incoming PSP. Each current value represents the peak of read current, during every read pulse.	38
4.8	Demonstrated temporal filtering capability of our proposed OxRAM based dendrite (a) Applied potential (V_{app}) and (b) Measured EPSC current (c) Measured current gain (Inset: shows the filtering mechanism of a biological dendrite through impedance modulation [adopted from [188]]).	39
5.1	(a) Representation of a biological sensory system. External physical signals are sensed by sensory receptors and neurons, which are further processed by sensory cortex. (b) Our proposed thermosensory system.	42
5.2	Representative figure of (a) PCM snap-back concept and DC load-line of R_xO , (b) schematic circuit of a PCM based R_xO , (c) output oscillating voltage (V_0) waveform of R_xO and (d) nucleation and rupturing behavior of conduction-path (white portion represents the crystalline phase, whereas dome shape in gray color represents the amorphous phase).	45
5.3	(a) Simulated I-V characteristic of the electro-thermal compact model at different temperatures, (b) V_{th} variation with temperature.	47
5.4	(a) Schematic, (b) DC I-V curves of our CMOS-PCM based artificial thermosensory neuron circuit, (c) Architecture level representation.	49
5.5	(a) Transient behavior of the proposed temperature sensitive spiking neuron at various ambient temperatures. (b) Output firing rate modulation with temperature. (Inset shows the experimentally evidenced thermosensitive biological neuron firing rate modulation with temperature [4])	50
5.6	Effect of (a) Series resistance, intrinsic capacitance and (b) Input voltage (V_{in}) on output frequency of the proposed neuron circuit.	51

5.7	(a) Heat profiles of the floor of a ring shaped tube sensed by a mouse in thermal avoidance experiments [201]. (b) Free hand sketch of a mouse. (c) Proposed SNN for MNIST based thermal image classification.	54
5.8	(a) Train, test and (b) Classwise test accuracy of the SNN.	56
5.9	(a) Number of average spikes of output neurons for different input images and (b) Confusion matrix for the proposed SNN on MNIST dataset.	56
5.10	Impact of synaptic resistance drift behavior on SNN test accuracy.	57
6.1	(a) Classification chart of T-logic family. (b) Representational DC I-V characteristics of a PCM device.	62
6.2	(a) Conventional CMOS based binary inverter logic design, (b) Proposed CMOS-PCM TI schematic. (c) Proposed TI truth-table.	63
6.3	(a) PCM device model calibrated with experimental data from [178] (inset: Model Symbol). (b) Simulated VTC curve of a conventional binary and proposed ternary inverter. (c) Load-line analysis of the proposed inverter. Here nMOS-PCM integrated unit is considered as 1T1R cell. Purple line represents the $I_{DS(pMOS)}-V_{DS}$ of pMOS device. Green line is I-V of 1T1R structure (i.e enlarged view of inset-(i)). Blue line exhibits current versus output voltage of the proposed TI. inset-(ii) represents back-and-forth switching of PCM cell between OFF-state and volatile NDR state.	63
6.4	Transient simulations of the proposed TI for different input sequences (a) Sequence-1. (b) Sequence-2.	65
6.5	Proposed ternary universal (a) TNAND and (b) TNOR gates.	66
6.6	(a)-(b) TNAND inputs, (c) TNAND output. (g)-(h) TNOR inputs, (i) TNOR output. (d), (j) voltage across and (e), (k) current through PCM cell during TNAND and TNOR transient simulations, respectively. (f), (l) represent the I-V curve of PCM model plotted by I_{PCM} versus V_{PCM} ensuring the volatile NDR state during the $V_{DD}/2$ state.	67
6.7	Proposed TSRAM circuit and SNM calculation methodology.	68
6.8	Our simulated butterfly curves to find (a) Hold SNM (b) Read SNM, (c) Write V_{DD} SNM and (iv) Write $V_{DD}/2$ SNM.	68
6.9	(a) Schematic of the proposed TMUL circuit, (b) Transient simulations.	70
6.10	(a) Monte Carlo simulations of the proposed TI for 1000 cycles including the Process and Mismatch variability. (b) Parametric analysis of the proposed PCM model to demonstrate the device variability.	70
6.11	(a) Experimental and modeled DC I-V curves for various partial crystalline states of a PCM device and (b) Respective simulated VTC plots. (c) Decrease of V_{TH} and amorphous resistance with respective DC curves in shown in figure (a).	71
6.12	V_{DD} scaling effect on (a) VTC plots, (b) NM analysis, (c) Power, delay and (d) PDP of the proposed TI.	72

6.13	(a) VTC of the proposed TI at different technology nodes. (b) Power and delay trade-offs of the TI circuit with technology nodes.	72
6.14	(a) V_{DD} scaling effect on butterfly curve and RNM of the proposed TSRAM. (b) TSRAM RNM scaling trend with advanced technology nodes.	76
6.15	(a) Power versus delay and (b) PDP versus device count trade-offs of various TMUL circuit designs.	78
7.1	(a) Proposed nvTCAM cell, and (b) nvTCAM array representation.	81
7.2	(a) Transient simulation response of the proposed nvTCAM cell for search operations, when cell is storing (a) Logic-1, (b) Logic-0 and (c) Logic-X.	82
7.3	(a) Schematic and (b) Layout design of 1T1R cell. (c) Top layout of CMOS-RRAM chip. (c) Die micro-graph of our fabricated chip.	82
7.4	(a) Experimental and model calibrated DC I-V characteristics and (b) Read current of a 1T1R cell after each sweeping cycle. Measured current of a 1T1R cell, (c) When pulses of $1\mu s$ duration, different amplitude between 0.5V to 1V (i.e SET pulses) and -0.5 to -1.5 (i.e RESET pulses) were applied. (d) When programming pulses with amplitude modulated between 0.5-1.25V (i.e SET pulses), -0.5 to -1.25V (i.e RESET pulses) and width modulated between 100 ns to 1 ms were applied.	83
7.5	Measured (a) I_D - V_{GS} and (b) I_D - V_{DS} response of a selector.	84
7.6	(a) Simulated and experimentally observed device variability. (b) Resistance distribution in LRS and HRS extracted from simulations in (a).	85
7.7	(a) Delay, (b) PDP variation with Mean \pm Variability (%) of R_0 and R_1 cells.	85
7.8	(a) Power, delay and (b) PDP varying trend with V_{DD} modulation.	85
7.9	(a) Monte-Carlo simulations (1500 cycles) for 50% variability range of complementary resistive switching cells i.e $R_0 = 288.46\text{ K}\Omega \pm 144.23\text{ K}\Omega$, $R_1 = 14.08\text{ K}\Omega \pm 7.04\text{ K}\Omega$, (b) Enlarged view.	87
7.10	SER decreasing trend with (a) R-Ratio and (b) Supply V_{DD}	88
7.11	(a) Power, delay and (b) PDP varying trend with varying word length.	88
A.1	(a) Design of 8×8 1T1R array with MOSFET selectors and (b) Optical micro-graph.	93
A.2	(a) Design of 16×16 1T1R array with MOSFET selectors and (b) Optical micro-graph.	93
A.3	(a) CMOS-RRAM chip designed at 180nm technology node and (b) Equivalent optical micro-graph.	94
A.4	Electrically measured (a) DC I-V plots of 16 1T1R cells, arbitrarily chosen from the array. The Red-line exhibits the mean I-V plot. Current distribution of 16×16 1T1R array: (a) Pristine state, (b) LRS, and (c) HRS.	94

A.5	(a) DC I-V curves (50 cycles) of a stand-alone RRAM cell with an initial forming voltage of 2.5V. and (b) Equivalent read current after each cycle. Pulse characterization results (c) With voltage modulation, while the pulse width is fixed at $1\mu\text{s}$ and (d) Pulse width modulation.	95
-----	--	----

List of Tables

3.1	Benchmarking with NVM based experimental demonstrations of SRDP and STDP in literature.	27
4.1	Benchmarking with existing dendritic neurons.	37
5.1	List of model parameters at room temperature.	48
5.2	Performance summary and Comparison with state-of-the-art sensors	51
5.3	Comparison of the proposed thermosensory system with existing studies.	52
6.1	Truth table of two input TNAND and TNOR gate.	65
6.2	SNM calculation methods for the proposed TSRAM.	69
6.3	Truth Table of A TMUL Circuit.	69
6.4	Summary of the proposed CMOS-PCM TI characteristics.	74
6.5	Bench-marking of the proposed TI with state-of-the-art.	75
6.6	Bench-marking of the Proposed TNAND/NOR Logic.	76
6.7	Proposed TSRAM benchmarking with state-of-the-art.	77
6.8	Proposed TMUL benchmarking with state-of-the-art.	78
7.1	Truth table of the proposed nvTCAM cell.	83
7.2	Comparison with existing TCAM cells.	89

ABBREVIATIONS

AI	Artificial Intelligence
IoT	Internet of Things
NVM	Non-Volatile Memory
PCM	Phase-Change Memory
OTS	Ovonic-Threshold Switching
NDR	Negative Differential Resistance
CMOS	Complementary-Metal Oxide Semiconductor
LRS	Low Resistance State
HRS	High Resistance State
RRAM	Resistive Random Access Memory
OxRAM	Oxide-based Random Access Memory
DNM	Dendritic Neuron Model
ANN	Artificial Neural Network
AP	Action Potential
PSP	Post-Synaptic-Potential
SNN	Spiking Neural Networks
MNIST	Modified National Institute of Standards and Technology
IMC	In-Memory-Computing
SRDP	Spike Rate Dependent Plasticity
STDP	Spike Time Dependent Plasticity
pMOS	p-type Metal Oxide Semiconductor
nMOS	n-type Metal Oxide Semiconductor
T-Logic	Ternary-Logic
MVL	Multi-Valued Logic
BEOL	Back-End-of-the-Line
NM	Noise Margin
SNM	Static Noise Margin

RNM	Read Noise Margin
WNM	Write Noise Margin
HNM	Hold Noise Margin
SRAM	Static Random-Access Memory
TSRAM	Ternary Static Random-Access Memory
TCAM	Ternary Content Addressable Memory